



AVANTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, Recg. By Govt. of T.S & Affiliated to JNTUH, Hyderabad)

NAAC "B++" Accredited Institute

Gunthapally (V), Abdullapurmet(M), RR Dist, Near Ramoji Film City, Hyderabad -501512.

www.aietg.ac.in email: principal.avanthi@gmail.com

3.3.1 Number of research papers published per teacher in the Journals notified on UGC CARE list during the years (2018-19)

S.NO	Title of paper	Name of the author/s	Department of the teacher	Name of journal	Calendar Year of publication	ISSN number	Link to the recognition in UGC enlistment of the Journal /Digital Object Identifier (doi) number		It is listed in UGC care list / Scopus / Web of Science / Other, mention
							Link to website of the Journal	Link to article / paper / abstract of the article	
1	An Intelligent Controller For The Evaluation Of Dvr With Improved Power Quality FEATURES	Dr.Rajender Reddy	EEE	The International journal of analytical and experimental modal analysis	2019	0886-9367	https://app.box.com/s/mqw0krps36z1827fo9fj02ayvvs1k0	https://app.box.com/s/mqw0krps36z1827fo9fj02ayvvs1k0	UGC care
2	CONTROL STRATEGY OF SWITCHING REGULATORS FOR PHOTO VOLTAIIC POWER	Mrs.SARASWAT HI PALEM	EEE	IJMTE	2018	2249-7455	https://www.ijamtes.org/gallery/193.%20nov%20jimte%20-%20gs.pdf	https://www.ijamtes.org/gallery/193.%20nov%20jimte%20-%20gs.pdf	UGC care
3	Comparative Analysis of Li-Ion Battery Charging with Different Rectifier Topologies	Mr.Gutti Om Suraj	EEE	International Journal of Innovative Technology and Exploring Engineering (IJITTE)	2019	2278-3075	https://www.ijitee.org/wcontent/uploads/papers/v8i5/E3040038519.pdf	https://www.ijitee.org/wcontent/uploads/papers/v8i5/E3040038519.pdf	UGC care

PRINCIPAL

Avanthi Institute of Engg. & Tech.

Gunthapally (V), Abdullapurmet (M), RR Dist.

Avanthi Institute of Engineering and Technology



AVANTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, Recg. By Govt. of T.S & Affiliated to JNTUH, Hyderabad)

NAAC "B++" Accredited Institute

Gunthapally (V), Abdullapurmet(M), RR Dist, Near Ramoji Film City, Hyderabad -501512.

www.aietg.ac.in email: principal.avanthi@gmail.com

4	Multi – Precision Floating Point Arithmetic Undesign and implementation based on FPGA	Dr.S.KISHORE REDDY	ECE	The International journal of analytical and experimental modal analysis	2019	0886-9367	https://app.box.com/s/27gg8hv8kmzrkhwvhi14xh51kce9q5u6	https://app.box.com/s/27gg8hv8kmzrkhwvhi14xh51kce9q5u6	UGC care
5	Design and implementation of digital storage TRN Generator using FIFO and D-FF	Dr.S.KISHORE REDDY	ECE	International Journal of Research	2019	2236-6124	https://app.box.com/s/27gg8hv8kmzrkhwvhi14xh51kce9q5u6	https://app.box.com/s/27gg8hv8kmzrkhwvhi14xh51kce9q5u6	UGC care
6	Low Power Design Multiplier Using A Replica Of Fixed Width Repetition Block	Dr.S.KISHORE REDDY	ECE	International Journal of Research	2019	2236-6124	https://app.box.com/s/05ww9ql9dov4hbvoxxy4c9paxivm35nh	https://app.box.com/s/05ww9ql9dov4hbvoxxy4c9paxivm35nh	UGC care
7	A Novel Programmable 16 Bit ALU Using Vedic Multiplier and Kogge-Stone Adder	Dr.S.KISHORE REDDY	ECE	International Journal of Management, IT & Engineering	2019	0886-9367	https://www.jimra.us/projeet%20doc/2019/IJMIE JANUARY2019/IJMIR A-15321.pdf	https://www.jimra.us/projeet%20doc/2019/IJMIE JANUARY2019/IJMIR A-15321.pdf	UGC care
8	Intelligent Access Control System For Safety In Industries	Dr.S.KISHORE REDDY	ECE	International Journal of Management, IT & Engineering	2019	0886-9367	https://www.jimra.us/projeet%20doc/2019/IJMIE JANUARY2019/IJMIR A-15320.pdf	https://www.jimra.us/projeet%20doc/2019/IJMIE JANUARY2019/IJMIR A-15320.pdf	UGC care
9	Clock-gating of streaming applications for energy efficient implementations on FPGA's	Dr.S.KISHORE REDDY	ECE	The International journal of analytical and experimental modal analysis	2019	0886-9367	https://app.box.com/s/5fiw47y9e31m9rg602q181p0a2vj00	https://app.box.com/s/5fiw47y9e31m9rg602q181p0a2vj00	UGC care

PRINCIPAL

Avanthi Institute of Engg. & Tech

Gunthapally (V), Abdullapurmet (Mdt), R.R. Dist.

Avanthi Institute of Engineering and Technology



AVANTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, Recg. By Govt. of T.S & Affiliated to JNTUH, Hyderabad)

NAAC "B++" Accredited Institute

Gunthapally (V), Abdullapurmet(M), RR Dist, Near Ramoji Film City, Hyderabad -501512.

www.aictg.ac.in email: principal.avanthi@gmail.com

10	Design and implementation of deep learning neural networks based convolution and laplacian filter with image controlling on DLAU CONTROLLER	Dr.S.KISHORE REDDY	ECE	International Journal of Research	2019	2236-6124	https://app.box.com/s/mjodq3mt13n5allgkiw3c1c7p79mvmf	https://app.box.com/s/mjodq3mt13n5allgkiw3c1c7p79mvmf	UGC care
11	Clock-gating of streaming applications for energy efficient implementations on FPGA's	Dr.SAI KUMAR	ECE	The International journal of analytical and experimental modal analysis	2019	0886-9367	https://app.box.com/s/27gg8hv8kmzrkhwjh1f4xh51lkc9q5u6	https://app.box.com/s/27gg8hv8kmzrkhwjh1f4xh51lkc9q5u6	UGC care
12	Multi - Precision Floating Point Arithmetic Unit design and implementation based on FPGA	Dr.SAI KUMAR	ECE	The International journal of analytical and experimental modal analysis	2019	0886-9367	https://app.box.com/s/27gg8hv8kmzrkhwjh1f4xh51lkc9q5u6	https://app.box.com/s/27gg8hv8kmzrkhwjh1f4xh51lkc9q5u6	UGC care
13	A Novel Programmable 16 Bit ALU Using Vedic Multiplier and Kogge-Stone Adder	Dr.SAIKUMAR	ECE	International Journal of Management, IT & Engineering	2019	2249-0558	https://www.jimra.us/projeet%20doc/2019/IJMIE_JANUARY2019/IJMR_A-15321.pdf	https://www.jimra.us/projeet%20doc/2019/IJMIE_JANUARY2019/IJMR_A-15321.pdf	UGC care

PRINCIPAL

Avanthi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (M), R.R. Dist.



AVANTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, Recg. By Govt. of T.S & Affiliated to JNTUH, Hyderabad)

NAAC "B++" Accredited Institute

Gunthapally (V), Abdullapurmet(M), RR Dist, Near Ramoji Film City, Hyderabad -501512.

www.aietg.ac.in email: principal.avanthi@gmail.com

14	Design and implementation of deep learning neural networks based convolution and laplacian filter with image controlling on DLAU CONTROLLER	Dr.SAIKUMAR	ECE	International Journal of Research	2019	2236-6124	https://app.box.com/s/mjodq3mt13n5allgkiw3c1c7p79mvmf	https://app.box.com/s/mjodq3mt13n5allgkiw3c1c7p79mvmf	UGC care
15	Design and implementation of digital storage TRN Generator using FIFO and D-FF	Dr.SAI KUMAR	ECE	The International journal of analytical and experimental modal analysis	2019	2236-6124	https://app.box.com/s/27gg8hv8kmzrkhwhtj4xhhs1lke9q5u6	https://app.box.com/s/27gg8hv8kmzrkhwhtj4xhhs1lke9q5u6	UGC care
16	Low Power Design Multiplier Using A Replica Of Fixed Width Repetition Block	Dr.SAI KUMAR	ECE	International Journal of Research	2019	2236-6124	https://app.box.com/s/05ww9ql9dov4hbvoxty4c9paxivm35nh	https://app.box.com/s/05ww9ql9dov4hbvoxty4c9paxivm35nh	UGC care
17	Intelligent Access Control System For Safety In Industries	M.GOVIND RAJ	ECE	International Journal of Research	2019	2236-6124	https://www.jimra.us/projeet%20doc/2019/IJMIR JANUARY2019/IJMIR A-15320.pdf	https://www.jimra.us/projeet%20doc/2019/IJMIR JANUARY2019/IJMIR A-15320.pdf	UGC care
18	Subgroup Analysis Based on Domain Sensitive Recommendation	Dr.J S V R S SASTRY	CSE	International Journal of Innovative Technology and Exploring Engineering (IJITEE)	2019	2278-3075	https://www.ijitee.org/wP-content/uploads/papers/v8i6s3/F10150486S319.pdf	https://www.ijitee.org/wP-content/uploads/papers/v8i6s3/F10150486S319.pdf	UGC care

PRINCIPAL

Avanthi Institute of Engg. & Tech

Gunthapally (V), Abdullapurmet (M), RR Dist

Avanthi Institute of Engineering and Technology



AVANTHI INSTITUTE OF ENGINEERING AND TECHNOLOGY

(Approved by AICTE, Recg. By Govt. of T.S & Affiliated to JNTUH, Hyderabad)
NAAC "B++" Accredited Institute

Gunthapally (V), Abdullapurmet(M), RR Dist, Near Ramoji Film City, Hyderabad -501512.

www.aietg.ac.in email: principal.avanthi@gmail.com

19	A novel approach of a Modified DCPET Based on Series Connection of Full-Bridge Converters	Mrs.E.PRASANN A	EEE	The International Journal of analytical and experimental modal analysis	2019	0886-9367	https://app.box.com/s/z15wnbcuepukjix3fc89wa yawd373d0	https://app.box.com/s/z15wnbcuepukjix3fc89wa yawd373d0	UGC care
20	Low Power Design Multiplier Using A Replica Of Fixed Width Repetition Block	Mr. K.SUREKA	ECE	International Journal of Research	2019	2236-6124	https://app.box.com/s/05ww9ql9dov4hbvxoxty4e9 paxivm35nh	https://app.box.com/s/05ww9ql9dov4hbvxoxty4e9 paxivm35nh	UGC care

PRINCIPAL

Avanthi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Md), R.R. Dist.

AN INTELLIGENT CONTROLLER FOR THE EVALUATION OF DVR WITH IMPROVED POWER QUALITY FEATURES

BANOTH DEVENDAR¹, M.ARUNA², M.RAJENDAR REDDY³.

1.PG student, Dept. of EEE, Nalla Malla Reddy Engineering College, Divya Nagar, Hyderabad, India

2.Asst., Professor, Dept. of EEE, Nalla Malla Reddy Engineering College, Divya Nagar, Hyderabad, India

3.Professor Dept. of EEE, Nalla Malla Reddy Engineering College Divya nagar,Hyderabad,TS,India

ABSTRACT:

A Dynamic Voltage Restorer to mitigate power quality disturbances such as voltage sag, swell and harmonics. The compensation strategy is based on pre-sag compensation. Controller based on dq0 transformation technique and ANN is implemented in order to maintain the nominal load voltage and phase angle. Custom power devices such as dynamic voltage restorer (DVR) are used to improve the power quality in distribution systems. These devices require real power to compensate the deep voltage sag during sufficient time. In this paper, a neural network is proposed to control the DVR performance to achieve optimal mitigation of voltage sags, swell, and unbalance, as well as improvement of dynamic performance. Three multilayer perception neural networks are used to identify and regulate the dynamics of the voltage on sensitive load. The proposed controller provides optimal mitigation of voltage dynamic. Simulation is carried out by MATLAB/Simulink, demonstrating that the proposed controller has fast response with lower total harmonic distortion.

Keywords: *Dynamic Voltage Restorer (DVR), Ultra-capacitor (UCAP), DC-DC converter, sag/swell, PI controller.*


PRINCIPAL
Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

1. INTRODUCTION:

The thought of PQ in utility facet has found to be acknowledged within the recent years. As a result of the continual growth of electric load and transfer of high regional power via an oversized interconnected network, the protection of installation could reduce and results in a push operation. It deals with a broad range of disturbances like harmonics, voltage sags, voltage swells, flicker, interruptions and different distortions [1], [2]. Among this power quality issues voltage sag and swell square measure the foremost frequent issues within the distribution system. Voltage sag happens when the availability voltage drops with amplitude vary from 100 percent to ninetieth and last for a time period of [$\frac{1}{2}$] a cycle to 1 minute. Or else, Voltage swell could occur once the unexpected rise of offer voltage with amplitude ranges from one hundred and tenth to 180% of its par value. A typical period of voltage sag and swell is ten ms to one minute consistent with IEEE 1159-1195 and IEEE 519-1992 standards. The mitigation may be through with a number of obtainable ways exploitation custom power devices such as DSTATCOM, DVR and UPFC [3]. Among the custom power devices, Dynamic Voltage Restorer (DVR) is employed

because the most effective device to revive the quality of voltage. The system configurations and analysis reveals the operative performance of Dynamic Voltage Restorer. The voltage capability of DVR depends on the ability of most voltage injection. Another answer proposed in DVR to make amends for the voltage sag that is done by injecting an insolent voltage in construction with the road current. In the recent past, the value of the reversible energy storage has been drastically decreasing as a result of varied developments in technologies like the star, wind, hybrid electric vehicles (HEVs). varied sorts of reversible energy storage technologies supported flywheels (FESS), batteries (BESS), Superconducting magnets (SMEs) and Ultra capacitors (UCAPs) square measure designed for integration into advanced power applications like DVR. There has been improved interest to integrate reversible energy storage at the dc-terminal of power quality merchandise like STATCOM and DVR is addressed. Matrix devise primarily based DVR is given in where there's no demand for energy storage device for emergency purpose of the grid however it suffers from drawbacks like high price, high energy demand and in H-bridge with cascaded affiliation in DVR with associate degree inductor controlled by thruster is

introduced to reduce the necessity of energy storage. Ultra-capacitors square measure best fitted to many applications among different energy storage technologies which need active power support within the vary of milliseconds to seconds.




Fig1.1. Block diagram.

2. PREVIOUS STUDY:

Ultra-capacitors have numerous potential benefits that make them unbeatable in several applications as a result of they require neither cooling nor heating, no moving components, it does not undergo internal chemical changes as a part of their perform. In addition, no frequent maintenance is needed with reduction in lifetime degradation because of deep sport and that they are terribly efficient and sturdy. The appliance of super-capacitor in wind energy is deliberated. The combination of super-capacitor into the DVR for the distribution grid is projected. This paper presents the combination of UCAP based mostly DVR since DVR will offer solely restricted quantity of real power and isn't ready to atone for higher values of

PQ issues. The UCAP-DVR connected via bifacial DC-DC convertor is enforced to attain precise and quick response of the DVR. Additionally, UCAPs have high power density and low energy density ideal characteristics for effective compensation of PQ issues like voltage sag and voltage swell investigating the prime quality of power within the distributed power generation.

3. DESIGN ULTRA CAPACITOR:

Ultra-capacitor consists of the conductor, solution, collector, valve, the membrane for isolation, sealing materials and affiliation pole. The performance of Ultra capacitor depends on conductor materials, the composition of electrolyte, the quality associated with separation membrane and manufacturing technology. In step with the energy storage mechanism, UCAP is often divided into 3 classes particularly double-layer electrical device, metal-oxide conductor super-capacitor and organic chemical compound conductor Ultra capacitor. The oft used carbon conductor double-layer capacitance is shown in Fig. While charging, the positive plate attracts solution anion and negative plate attract ion, a double layer electrical device is formed on the surface of 2 layers, therefore the name double layer electrical device. Once discharging, it wills UN harness all hold on

PRINCIPAL
 Avanathi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist
 Page No:228

energy instantly. UCAP is especially appropriate for brief term high power application.




Fig.3.1.Ultra Capacitor.

4. SIMULATION RESULTS:

The simulation of the integrated UCAP-DVR is carried out in MATLAB/Simulink for a 415 V, 50Hz system.




Fig.4.1.simulation diagram.

The result of the mixing of UCAP-DVR for the voltage sag and swell event is explained as follows. The injected voltage of the series electrical converter [Vinja, Vinjb, Vinjc] for the voltage sag is shown in Fig. It is often ascertained from Fig. that the injected voltage Vinjalags V0ab by 30o, that shows that it's in-phase with the line-

neutral supply voltage V0ab. Fig. represents the compensation voltage for voltage sag event. The injected voltage of the series electrical converter [Vinja, Vinjb, Vinjc] for the voltage swell is shown in Fig.




Fig.4.2.Results at sag condition.

ANN controller:

Counterfeit neural systems (ANN) or connectionist frameworks are processing frameworks that are motivated by, however not really indistinguishable from, the natural neural systems that establish creature minds. Such frameworks "learn" to perform assignments by thinking about models, for the most part without being customized with any errand explicit guidelines. For instance, in picture acknowledgment, they may figure out how to recognize pictures that contain felines by breaking down model pictures that have been physically named as "feline" or "no feline" and utilizing the outcomes to distinguish felines in different pictures. They do this with no earlier learning about felines, for instance, that they have hide, tails, stubbles and feline like appearances. Rather, they consequ

Handwritten signature in green ink.

PRINCIPAL
Avanthi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

ently create distinguishing attributes from the learning material that they procedure.




Fig.4.3. ANN network.

This overall modelling and its result are often compared with the unpaid and traditional through the doctorate analysis. This may be finished voltage and therefore, the total harmonic (THD) within the system are often seen. This analysis can be done to justify that the integrated UCAP-DVR works efficiently than the unpaid and traditional system, thus compensating the issues of voltage sag and voltage swell without any distortions. The unpaid system consists of fault creation whereas the standard system includes of DVR connected asynchronous with the 3 part distribution system without any energy storage devices.




Fig.4.4.Results at swell condition.

5. CONCLUSION:

A new approach was projected to boost the voltage profile of distribution installation. The projected model is provided with DVR as an acceptable FACTS device and UCAP as speedy energy storage system. The look and modeling of bifacial DC-DC device were mentioned as UCAP cannot be directly connected to the dc-link of the DVR. The UCAP plays terribly important} role; since they'll give very high power in an exceedingly short length of your time and to explore the practicableness and stability of the energy storage system for up the electric power quality and this can be an inexpensive answer to determination PQ problems within the distribution grid. Simulation result shows that the projected DVR give compensation in economical and deep manner. The results that obtained are compared with conventional DVR in terms of ThD. UCAP based mostly energy storage can be adopted within the future on varied distribution grid so as to

Handwritten signature in green ink.
 PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

prevent sensitive hundreds from disturbances.

REFERENCES:

- [1] M. H. J. Bollen, "Understanding Power Quality issues," Piscataway, NJ, USA: IEEE, 2000.
- [2] Norbert EDOMAH, 2009, "Effects of Voltage Sags, Swell and different disturbances on Electrical instrumentality and their Economic Implications," twentieth International Conference on Electricity Distribution, Prague.
- [3] A. Ghosh and G. Ledwich, "Power Quality sweetening Using Custom Power Devices," London, U.K.: Kluwer, 2002.
- [4] C. Benachaiba, and B. Ferdi "Power quality improvement using DVR", yankee Journal of Applied Sciences 6(3): 396-400, 2009.
- [5] H. Igarashi and H. Akagi, "System Configurations and operating performance of a dynamic voltage trained worker," IEEE Trans. Ind. Appl., vol. 123-D no. 9, pp. 1021-1028, 2003. Uncompensated standard integrated UCAPDVR % THD SYSTEMS .
- [6] D. M. Vilathgamuwa, A. A. D. R. Perera, and S. S. Choi, "Voltage sag compensation with energy optimized dynamic voltage trained worker," IEEE Trans. OnPower Delivery, vol. 18, no. 3, pp. 928-936, Jul. 2003.
- [7] Jing Shi, Yuejin Tang, Kai Yang, Lei Chen, Li Ren, Jingdong Li, and Shijie Cheng, "SMES primarily based Dynamic Voltage Restorer for Voltage Fluctuations Compensation," IEEE transactions on applied electrical conduction, vol. 20, no. 3, June 2010.
- [8] Ali Yazdanpanah Goharrizi, Seyed Hossein Hosseini, Mehran Sabahi, and Gevorg B. Gharehpetian, "Three-Phase HFLDVR With severally Controlled Phases," IEEE transactions on power physics, vol. 27, no. 4, April 2012.
- [9] Pychadathil Jayaprakash, Bhim Singh, D. P. Kothari, Ambrish Chandra, and Kamal Al-Haddad, "Control of Reduced-Rating Dynamic Voltage trained worker With A battery Energy Storage System," IEEE transactions on trade applications, vol. 50, no. 2, March/April 2014.
- [10] A. B. Arsoy, Y. Liu, P. F. Ribeiro and F. Wang, "StatCom-SMES," IEEE Ind. Appl. Mag., vol. 9, no. 2, pp. 21-28, Mar. 2003.

CONTROL STRATEGY OF SWITCHING REGULATORS FOR PHOTO VOLTAIC POWER APPLICATIONS

SARASWATHI PALEM¹ NAGARJUNA KADIRI²

¹Pg scholar, Department of EEE (POWER SYSTEMS), Avanthi Institute of Engineering & Technology, Hyderabad, TS, India

²Assistant Professor, Department of EEE, Avanthi Institute of Engineering & Technology, Hyderabad, TS, India

ABSTRACT

Usually accepted that input voltage source of a switch-mode power supply is constant or shows insignificant small variations. Despite everything, the last assumption is not any more valid when an PV is utilized as input source. A PV is described by low and unregulated DC output voltage, moreover, this voltage diminishes in a non-linear form when the demanded current increments; from now on, an appropriate controller is required to adapt the previously mentioned issues. In this investigation, a normal current-mode controller is planned utilizing a joined model for an energy unit PV and a boost converter; besides, a determination method for controller picks up guaranteeing system stability, o/p voltage regulation is produced. The proposed energy system utilizes an energy component power module and a boost converter conveying a power of 900 W. Simulation results affirm the proposed controller execution for o/p voltage regulation by means of closed loop gain estimations and step load changes. What's more, a correlation amongst open-and closed loop estimations is made, where the controller robustness is tried for vast load varieties and PV stack o/p voltage changes also.

KEY TERMS: PV, Boost converter, Current-mode controller

1. INTRODUCTION


Photovoltaics offer buyers the capacity to produce power in a spotless, calm and dependable way. Photovoltaic systems are contained photovoltaic cells, devices that proselyte light energy straightforwardly into power. Since the wellspring of light is normally the sun, they are regularly called solar cells. The word photovoltaic originates from "photograph," meaning light, and "voltaic," which alludes to creating power. Along these lines, the photovoltaic procedure is "delivering power straightforwardly from daylight." Photovoltaics are regularly alluded to as PV. PV cells convert daylight straightforwardly into power without making any air or water contamination. PV cells are made of somewhere around two layers of semiconductor

material. One layer has a positive charge, the other negative.

At the point when light enters the cell, some of photons from light are consumed by the semiconductor molecules, liberating electrons from cell's negative layer to course through an outer circuit and once again into the positive layer. This stream of electrons produces electric current. To expand their utility, dozens of individual PV cells are interconnected together in a fixed, weatherproof bundle called a module. At the point when two modules are wired together in series, their voltage is multiplied while the present remains constant. At the point when two modules are wired in parallel, their current is multiplied while the voltage remains constant. To accomplish the coveted voltage and current, modules are wired in series and parallel into what is known as a PV exhibit. The adaptability of secluded PV system enables planners to make solar power systems that can meet a wide assortment of electrical needs, regardless of how extensive or little. A grid-associated PV system will require an utility interactive DC to AC inverter. This gadget will change over the immediate current (DC) power delivered by the PV exhibit into rotating current (AC) power normally required for loads, for example, radios, TVs and iceboxes. For an off-grid PV system, shoppers ought to consider whether they need to apply the immediate current (DC) from PV's or convert the power into substituting current (AC). Machines and lights for AC are adequate more typical and are by and large less expensive, yet the change of DC power into AC can devour up to 20 percent of all the power created by the PV system.

2. PROPOSED SYSTEM

A PV is warm - based electrical energy source that creates low and unregulated DC voltage, where the output voltage diminishes in a non-linear mold when the requested current increments. The stack output voltage terminals are associated with a DC/DC power converter to at long last give a voltage required to sustain either a DC or an AC load. In accompanying, a general numerical portrayal



PRINCIPAL
Avanthi Institute of Engg. & Tech
Abdullapurmet (Mdl), R.R. Dist

catching correctly the coupling between the PV and a DC/DC boost converter is appeared in detail.

2.1 PV Static Properties

A few articulations have been proposed in open writing to anticipate the warmth and warm dynamical conduct of PV. Be that as it may, with the end goal of this work, a reasonable and simple to deal with PV articulation incorporating electric properties perfect with power change is utilized. For example, a PV static articulation for o/p voltage which depends on the output present and physical parameters is given in [13] where v_f is PV output voltage, i_f is the pv-cell stack current and E_O is the open-circuit voltage.

$$V_f(i_f) = \frac{E_O}{1+(i_f/I_h)^\delta} \dots\dots\dots 1$$

The parameters δ and I_h rely upon the earth moistness conditions and stack temperature. These parameters together with E_O are required to be registered for a given pv-cell stack. Sadly, this diode respects an undesired power dissemination, which results in a decrease of usable output power to around 1 kW.

Remark 1: The articulation that speaks to the static properties of pv (1) was taken from [13]; in any case, a system is required to get (from accessible estimated information) the parameters δ and I_h . In accompanying, a clarification about the calculation of parameters E_O , δ and I_h is given. An arrangement of N discrete trial tests ($i_{fexp}(k)$, $v_{fexp}(k)$) with $k = 1, 2, 3, \dots, N$, comparing to the stack o/p current, voltage are required. For this situation, the examples are portrayed in hovers in Fig. 1a. See that such examples are gotten by expanding if from 0 to 43 A (diminishing a resistive load). Note that there is no load associated with the stack at the specific first example; accordingly, the open-circuit voltage is $E_O = v_{fexp}(1)$ when $i_{fexp}(1) = 0$ A. Presently, the articulation (1) perhaps changed as

$$\left(\frac{i_f}{I_h}\right)^\delta = \frac{E_O}{v_f} - 1 \dots\dots\dots 2$$




Fig1: PV-cell stack/boost converter system PV-cell stack/boost converter system

and recalling some basic logarithm properties, (2) perhaps expressed as

$$\delta \log i_f - \delta \log I_h = \log \left(\frac{E_O}{v_f} - 1 \right) \dots\dots\dots 3$$

Expecting that (3) holds for every recorded example ($i_{fexp}(k)$, $v_{fexp}(k)$) with E known, at that point (3) has the shape where

$$\begin{aligned} a_1 x + a_0 &= y, \dots\dots\dots 4 \\ a_1 &= \delta, \\ x &= \log i_f \\ a_0 &= -\delta \log I_h \\ y &= \log \left(\frac{E_O}{v_f} - 1 \right) \dots\dots\dots 5 \end{aligned}$$

Along these lines, the constants a_1 and a_0 are required to be found so as to figure δ and I_h . At long last, utilizing the outstanding linear slightest square information fitting [24], the parameters δ and I_h perhaps acquired from accompanying calculations (all entireties are of frame $\sum_{k=N} 1$):

Which yield to

$$\delta = \frac{N \sum x_k y_k - \sum x_k \sum y_k}{N \sum x_k^2 - (\sum x_k)^2} = 0.64$$

$$I_h = \log^{-1} \left(\frac{a_0}{\delta} \right) = 82.86 \dots\dots\dots 7$$

for $N = 22$ tests and $E_O = 41.7$ V. An examination between trial information and the articulation in (1) is given in Fig. 1a, which affirms the precision of portrayed strategy. Furthermore, this static model (1) is nonstop for a vast scope of currents, including no present and greatest current.

2.2 Overall mathematical representation

The proposed physical usage of pv-cell stack/boost converter system is appeared in Fig. 1b, where Q is the active switch [metal-oxide-semiconductor field-impact transistor (MOSFET)], the obligation cycle, D the diode, L the filter inductor, C the filter capacitor and R the load opposition. Along these lines, i_f , i_{Cf} , i_L , i_C and I_O are the normal pv-cell, coupling capacitor, inductor, capacitor and o/p currents, individually. At last, the normal pv-cell voltage and o/p (capacitor) voltage are v_f and v_O , individually. In this work, it is accepted that boost converter works in ceaseless conduction mode, i.e. the inductor current never rots to zero [25]. The dynamic conduct of numerous classes of power circuits are analyzed utilizing the idea of normal models, which perhaps controlled utilizing standard circuit strategies. In this sense, utilizing Kirchoff laws when Q is ON/OFF and the current if from (2), the normal (swell free) ceaseless non-linear model is gotten as

$$v_f = \frac{1}{c_f} \left(I_h \left(\frac{E_0}{v_f} - 1 \right)^{\frac{1}{\delta}} - i_L \right),$$

$$i_L = \frac{1}{L} (v_f - (1-u)v_o),$$

$$v_o = \frac{1}{C} \left((1-u)i_L - \frac{v_o}{R} \right) \dots\dots\dots 8$$

where the state vector is $[v_f, i_L, v_o]^T \in \mathbb{R}^3$ and the info $u \in (0, 1)$. The non-linear differential conditions in (8) are said to be bilinear, since the info flag u is increasing the state factors v_o and i_L specifically. See that limitations $v_f \in \mathbb{R}^+$ and $i_L \in \mathbb{R}^+$ keep away from uncertainty in primary differential condition and guarantees the constant conduction mode operation.

Remark 2:

A connection capacitor is associated in middle of pv-cell stack and the boost converter, meanwhile [27] utilizes a series inductor for a similar errand. In steady state, the normal o/p voltage V_o is more prominent than the info V_f , additionally the inductor current I_L equivalent to the pv-cell current I_f ; accordingly, the ostensible working states of (8) are observed to be

$$V_o = \frac{V_f}{1-U}$$

$$I_L = \frac{V_o}{R(1-U)} = I_h \left(\frac{E_0}{V_f} - 1 \right)^{1/\delta} \dots\dots\dots 9$$

Once the ostensible o/p voltage V_o is characterized, the subsequent PV voltage V_f perhaps processed from numerical arrangement of Note that perfect segments and zero voltage losses are expected in (8)– (10); subsequently, the numerical results may contrast from those practically speaking. Moreover, in steady-state CCM operation, the voltage and current swells for boost converter because of switching activity perhaps processed by

$$\Delta V_o = \frac{I_o U}{c_{fs}}, \Delta I_L = \dots\dots\dots 10$$

Moreover, to guarantee CCM, the inductor esteem must be chosen as

$$L > \frac{U(1-U)^2 U}{2f_s} \dots\dots\dots 11$$

respects the linear normal little flag show for general system as

$$\begin{bmatrix} \dot{v}_f \\ \dot{i}_L \\ \dot{v}_o \end{bmatrix} = \begin{bmatrix} -\frac{1}{c_f k} & -\frac{1}{c_f} & 0 \\ \frac{1}{L} & 0 & -\frac{1-U}{L} \\ 0 & \frac{1-U}{C} & -\frac{1}{RC} \end{bmatrix} \begin{bmatrix} v_f \\ i_L \\ v_o \end{bmatrix} + \begin{bmatrix} 0 \\ \frac{V_o}{L} \\ \frac{I_L}{C} \end{bmatrix} u \dots\dots\dots 12$$

where the new state vector is $[v_f, i_L, v_o]^T \in \mathbb{R}^3$

and

$$k = \frac{E_0 \delta I_h^{\delta-1}}{(I_h^{\delta} + I_f^{\delta})^2} \dots\dots\dots 13$$

The subsequent model (13) consolidates two subsystems dynamics and has just a single information $u \in \mathbb{R}$. This linear time-invariant model depicts roughly the conduct of pv-cell stack/boost converter system for frequencies up to half of switching frequency f_s . Besides, it tending utilized for examination and controller plan of switching controllers.

3. PROPOSED AVERAGE CURRENT-MODE CONTROLLER

Normal CMC is a helpful system for facilitating the outline and enhancing the dynamic execution of switch-mode converters. Here, an approach to legitimately choose the controller gains for steadiness and execution reasons for existing is given. Since the normal inductor current is utilized for o/p voltage regulation, a quicker reaction is gotten when step changes are connected to the load. Moreover, detecting the inductor current can likewise be utilized for counteracting overload current through converter. This control method utilizes a high-gain compensator, a low-pass filter and a PI controller to warrant: (i) that normal inductor current takes after the present reference, and (ii) output voltage regulation.

The upside of this methodology is that any adjustment in info voltage source has a quick impact in controller (quick spread property). The general controller plan technique is a twofold issue: (i) gain determination for present circle, and (ii) gain choice for voltage circle. With a specific end goal to determine the controller articulations, a design for this method is proposed in Fig. 2. As perhaps seen, the normal CMC utilizes current, voltage circles. For present circle, N is the present sensor gain, $G(s)$ a high-gain compensator, $F(s)$ a low-pass filter lastly V_p the pinnacle size of slope used to create the control pulses. For voltage circle, H remains for voltage sensor gain, V_{ref} the coveted output voltage and $K(s)$ the exchange work comparing to the PI controller, which produces the present reference I_{ref} .




Fig2: Average CMC scheme for a switching regulator

Remark 3:

The control conspire proposed has two control circles for o/p voltage regulation also, yet the high-gain compensator and the low-pass filter are coordinated to voltage circle, meanwhile the present circle is actualized by a hysteresis controller. For robust steadiness of each circle, the accompanying prerequisites must be fulfilled:

- i. for relative soundness, the incline at or close traverse frequency must be not more than -20 dB/dec;
- ii. to enhance steady-state exactness, the gain at low frequencies ought to be high;
- iii. for robust soundness, suitable gain and stage edges are required. In accompanying, simple to-utilize formulae are given to guarantee fitting circle picks up attributes of shut circles. The poles and zeros for proposed controller are set chiefly from working switching frequency of converter.





Fig3: Switching regulator (a) Combined photovoltaic-cell stack/boost converter, (b) Average current-mode controller

The zero ω_z of high-gain compensator ought to be set somewhere around 10 years underneath of half of PWM switching frequency, $f_{s/2}$. Essentially, the zero is controlled by the relationship

$$\omega_z = \frac{1}{R_a C_a} \dots\dots\dots 14$$

where R_a and C_a are the obstruction and capacitance relating to the present circle control circuit.

The shaft ω_p of low-pass filter, then again, ought to be put either at $f_{s/2}$ or above. Utilizing the circuitry in Fig. 4, the post is controlled by

$$\omega_p = \frac{C_b}{R_a C_a C_a} \dots\dots\dots 15$$

where C_b is the capacitor related to the present circle circuit too.

The compensator gain is processed by

$$G_p = \frac{R_a}{R_b} \dots\dots\dots 16$$

where the opposition esteems must be carefully chosen with the end goal that

$$G_p < \frac{5(1-U)^2 R}{N V_o} \dots\dots\dots 17$$

Voltage loop

The external circle ought to be intended to give an appropriate steady state revision of o/p voltage and perhaps actualized utilizing a PI controller. The o/p of this circle is the present reference

$$I_{ref} = K_C \left(1 + \left(\frac{1}{T_i S} \right) \right) (V_{ref} - H v_o) \dots\dots\dots 18$$

where K_C is the relative gain, T_i is the indispensable time and V_{ref} is the reference o/p voltage. For this situation, the choice criteria ought to take after:

The proportional gain $K_P = RC/R_1$ is selected such that

$$K_P < \frac{10(1-U)}{H V_o} \dots\dots\dots 19$$

where the voltage divider is

$$H = \frac{R_1 I I R_3}{R_1 I I R_3 + R_2} \dots\dots\dots 20$$

Finally, the integral time is computed from $T_i = R_C C_C \dots\dots\dots 21$

where R C and CC are the opposition and capacitance estimations of PI controller circuit, which must be chosen with the end goal that $1/T_i$ is put no less than multi decade beneath f s.




Fig4: Experimental efficiency (η) of power converter. The converter effectiveness ($\eta = P_o/P_i$, where P_o is the o/p power and P_i is the information power of converter) is appeared in Fig. 4, as perhaps seen, the effectiveness lessens when the o/p power is expanded.

Remark 4:

Rather than VMC, here an internal circle is included. This enhances altogether the transient execution of controller, since the exchange work $v \sim O/u \sim$ of a boost converter has a correct half-plane zero, and a solitary voltage circle may not bargain appropriately with this issue.

SIMULATION RESULTS

A pv-cell stack/boost converter and the relating controller (16) have been actualized in research facility as demonstrated Fig. 4. The converter parameters are given in Table 1. The boost converter ostensible obligation cycle U is set to 0.56, giving an output voltage of $V O = 48 V$, nourishing an ostensible resistive load of $R = 2.56 \Omega$. The aggregate o/p power is around 900 W, which requires an arrived at the midpoint of fuel utilization of 12.2 standard liter for each moment. Besides, the switching frequency is set to 100 kHz. The pinnacle greatness of incline VP is 5 V and the voltage sensor gain H is 0.20. The parameters of controller are chosen seriate the above criteria: $f Z = \omega Z/2\pi = 178.62 \text{ Hz}$, $GP = 0.33$, $f P = \omega P/2\pi = 48.4 \text{ kHz}$, $KP = 0.36$ and $T_i = 0.103 \text{ ms}$. Open-and shut circle test tests were performed considering step changes in load opposition through switch S2. These varieties go from 2.56 to 17 Ω ; that is from full to 10% of load at a frequency of 2 Hz.

Open-loop test

The test reaction of exchange work $i \sim L/u \sim$ is appeared in Fig. 5a, while the trial reaction of exchange work $\sim v O/u \sim$ is appeared in Fig. 5b. These exchange capacities were estimated at ostensible load utilizing the Frequency Response Analyser 300 from AP Instruments, Inc. Both frequency reactions were

gotten in open circle, moreover, it is obvious from plots that full pinnacles happen around 1.1 kHz.

The simulation open-loop time response of system is shown in Fig. 6a. It is noticeable that experimental results are close enough to the theoretical relation given in (9). Using the MOSFET S 2 (trigger voltage V_g), step changes of 2 Hz are applied to the o/p load which ranges from 2.56 to 17 Ω . The resulting o/p voltage V_O is shown in Fig. 6b, which changes for about 33 V. On the other hand, Fig. 6c shows the step changes on the pvcell side. As perhaps seen, the pvcell stack o/p voltage ranges from 23 to 33 V and the demanded current changes from about 9 to 30A




Fig5. Experimental results in open-loop response for step changes in load between 2.56 and 17 ohm(a) (top to bottom) o/p voltage V_o (20 V/div), inductor current i_L (25 A/div) and PV cell voltage v_f (20 V/div) (time:10ms/div), (b)(from top to bottom) output voltage v_o (20 V/div) and gate voltage V_g of MOSFET S2 (20 V/div)(time: 200 ms/div), (c)(from top to bottom) output voltage of PV-cell stack v_f (20 V/div) and output current of PV cell stack I_f (10A/div)(time: 200 ms/div)

Closed-loop test

The switching regulator operating condition corresponding to 48 V o/p voltages at nominal load (no load changes) is shown in Fig. a. At this operating condition, the pv-cell stack is delivering a voltage of 24 V. When o/p load changes are introduced, the resulting load voltage remains at 48 V as shown in Fig. 26b, where it is clear the switching regulator is robust under large load variations. As consequence of these changes, the pv-cell stack voltage changes between 26 and 38 V. The demanded current ranges from 4 to 27 A, as is shown in Fig. 6c. There are significant differences between current, voltage levels in Figs2c and.25c, respectively. This is due to stored energy in capacitor CF that helps to compensate the changes in demanded energy for closed-loop response. Note that PV cell current in open loop case (Fig. 5c) presents a 5 A overshoot, meanwhile in closed-loop case (Fig.6c), the current

[Handwritten Signature]
PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist

does not present any overshoot; therefore, the life cycle of PV is not overwhelmed. The current ripple is shown in Fig. 6d, which is small (1.2 A peak to peak) due to the capacitor CF.




Fig 6: Closed-loop response (a) Response at nominal load (b) Response to step changes in load (c) Response to step changes in load between 2.56 and 17 Ω : (from top to bottom) pv-cell voltage v_f (20 V/div), and o/p current of pv-cell stack i_f (10 A/div) (time: 200 ms/div), (d) Output current ripple of pv cell stack i_f (1 A/div) (time: 10 μ s/div)

CONCLUSIONS

This report manages the output voltage regulation of a PV cell stack/boost converter system. The proposed control methodology depends all things considered CMC where two circles are executed, in particular the internal circle where the inductor current is sustained back utilizing a high gain compensator and a low-pass filter, and the external circle where the output voltage is encouraged back through a PI controller for steady-state mistake regulation. The determination technique for controller parameters is expressly point by point. The

criteria given inside guarantee system solidness and output voltage regulation. The shafts and zeros for controller are set fundamentally from working switching frequency of converter. Furthermore, because of high-gain compensator of inward circle, the converter execution is less delicate to parameter vulnerabilities and varieties of PV cell stack voltage. This control procedure was actualized utilizing ease operational speakers, reasonable for business applications. At last, trial results utilizing a 900 W boost converter model show great robustness to expansive minor departure from load.

REFERENCES

- [1] Carrasco, J.M., Garcia, L., Bialasiewicz, J.T., et al.: 'Power-electronic system for the grid integration of renewable energy sources', IEEE Trans. Ind. Electron., 2006, 53, (4), pp. 1002–1016
- [2] Benson, Ch.L., Magee, Ch.L.: 'On improvement rates for renewable energy technologies: solar PV, wind, capacitors, and batteries', J. Renew. Energy, 2014, 68, pp. 745–751
- [3] Shen, J.-M., Joul, H.-L., Wu, J.-C.: 'Transformerless three-port grid connected power converter for distribution power generation system with dual renewable energy sources', IET Power Electron., 2012, 5, (1), pp. 501–509
- [4] Jakhar, H., Soni, M.S., Gakkhar, N.: 'Historical and recent development of concentrating photovoltaic cooling technologies', Renew. Sustain. Energy Rev., 2016, 60, pp. 41–59
- [5] Bahceci, S., Fedakar, S., Yalcinoz, T.: 'Examination of the grid-connected polymer electrolyte membrane PV's electrical behaviour and control', IET Renew. Power Gener., 2016, 10, (3), pp. 388–398
- [6] Rahmal, S.A., Varmal, R.K., Vanderheide, T.: 'Generalised model of a photovoltaic panel', IET Renew. Power Gener., 2014, 8, (3), pp. 217–229
- [7] Li, Q., Chen, W., Liu, Z., et al.: 'Active control strategy based on vector proportion integration controller for proton exchange membrane PV grid-connected system', IET Renew. Power Gener., 2015, 9, (8), pp. 991–999
- [8] Thounthong, P., Davat, B., Rael, S., et al.: 'PV high-power applications', IEEE Ind. Electron. Mag., 2009, 3, pp. 32–46
- [9] Kabalo, M., Pairel, D., Blunier, B., et al.: 'Experimental evaluation of four phase floating interleaved boost converter design and control for PV applications', IET Power Electron., 2013, 6, (2), pp. 215–226
- [10] Leel, J.-G., Choe, S.-Y., Ahn, J.-W., et al.: 'Modelling and simulation of a polymer electrolyte membrane PV system with a PWM dc/dc converter

PRINCIPAL

Avanthi Institute of Engg. & Tech
Gunthakally (V), Abdullapurmet (Mdl), R.R. Dist.

for stationary applications', IET Power Electron., 2008, 1, (3), pp. 305–317

[11] Thounthong, P., Davat, B.: 'Study of a multi-phase interleaved step-up converter for PV applications', Energy Convers. Manage., 2010, 51, pp. 826–832

[12] Naik, M.V., Samuel, P.: 'Analysis of ripple current, power losses and high efficiency of dc–dc converters for PV power generating systems', Renew. Sustain. Energy Rev., 2016, 59, pp. 1080–1088

[13] Shahin, A., Hinaje, M., Martin, J.-P., et al.: 'High voltage ratio dc–dc converter for fuel-cell applications', IEEE Trans. Ind. Electron., 2010, 57, (12), pp. 3944–3955

[14] Hajizade, A., Golkar, M.A., Feliachi, A.: 'Voltage control and active power management of hybrid fuel-cell/energy-storage power conversion system under unbalanced voltage sag conditions', IEEE Trans. Energy Convers., 2010, 25, (4), pp. 1195–1208

[15] Vazquez-Oviedo, E.I., Ortiz-Lopez, M.G., Diaz-Saldierna, L.H., et al.: 'Modeling study of a combined fuel-cell stack/switch mode dc–dc converter', J. PV Sci. Technol., 2014, 11, pp. 1–5

[16] Leyva-Ramos, J., Lopez-Cruz, J.M., Ortiz-Lopez, M.G., et al.: 'Switching regulator using a high step-up voltage converter for fuel-cell modules', IET Power Electron., 2013, 6, (8), pp. 1626–1633

[17] Saadi, R., Kraa, O., Ayad, M.-Y., et al.: 'Dual loop controllers using PI, sliding mode and flatness controls applied to low voltage converters for PV applications', Int. J. Hydrog. Energy, 2016, 41, (42), pp. 19154–19163.

Technology (M.Tech.) from QIS institute of engineering. Presently, he is pursuing Ph.D (part time) from Sathyabama Institute of Science and Technology (Deemed to be University) Chennai. Right now, he is working in Avanthi Institute of Engineering & Technology and he has around 7 years of teaching experience. His research interest includes Power Electronics, Renewable energy sources, electrical drives etc.

AUTHORS PROFILE



SARASWATHI PALEM Completed her Bachelor of technology(B.Tech) from Avanthi Institute of Engineering and Technology in the year 2015 and pursuing Master of Technology(M.tech) From Avanthi Institute of Engineering and Technology for the academic year 2016-2018



Nagarjuna Kadiri completed his Bachelor of Technology (B.Tech.) from Prakasam Engineering college in the year 2009 and Master of

PRINCIPAL
Avanthi Institute of Engg. & Tech
Annamalai University, Chennai

Comparative Analysis of Li-Ion Battery Charging with Different Rectifier Topologies

Gutti Om Suraj, K. Narasimha Raju, Nitin Trivedi

Abstract: Now a days the rechargeable batteries are used in many applications. There are many types of rectifiers like Diode bridge rectifier, SCR based rectifier, PWM based rectifier, etc. The rectifier is basically used to charge a battery. This paper discusses front end PWM rectifier based battery charging technique with its performances and for generation of gate pulses using modulation technique namely sine pulse width modulation (SPWM). This paper also features the description of 2-level front end PWM rectifier, Diode bridge rectifier, Thyristor based rectifier based battery charging and control strategy. Simulation models of two level SPWM based front end rectifier, Diode bridge rectifier and Thyristor rectifier based Li-Ion battery charging model is developed and simulated in MATLAB / SIMULINK platform and a comparative analysis is presented..

Index Terms: Battery, Diode, IGBT, Li-Ion, Rectifier.

I. INTRODUCTION

The batteries are small portable storage devices.. This paper discusses about the rechargeable battery charging techniques using diode bridge rectifier, thyristor rectifier and IGBT rectifier based battery charging technique. Three phase voltage fed rectifier are used as input supply in this technique. Basically batteries are used in the portable devices like clocks, remotes, vehicles which need less voltage requirement, the voltage for charging battery is to be stable.

The diode bridge rectifier is having a flow in only one direction and also the output voltage which acts as input to the battery charging is not controlled in this diode bridge rectifier based battery charging technique. The model of diode bridge rectifier circuit is discussed in the coming sections. Li-ion batteries are rechargeable batteries in this paper the testing done with Li-Ion battery. This paper discusses about the Li-Ion battery charging topologies. The diode bridge rectifier is a unidirectional topology where the current flow is from input to output side. Also the output voltage cannot be controlled in this configuration. Input current and voltage waveforms are not in phase due to large harmonics and thus have poor power factor.

The thyristor based rectifier based technique is also a unidirectional flow but in this case the output voltage can be controlled. To turn off the thyristor, there is a need to implement forced commutation circuit which makes circuit complexity more and cost more which is a major drawback of this technique. The phase controlled rectifiers are also having disadvantage of the lower order harmonics which makes the cost and size of the filters to increase.

Manuscript published on 30 March 2019.

*Correspondence Author(s)

Gutti Om Suraj, Dept. of Electrical and Electronics Engineering, Koneru Lakshmaiah Educational Foundation, Guntur, India.

Dr.K.Narasimha Raju, Professor, Dept. of Electrical and Electronics Engineering, Koneru Lakshmaiah Educational Foundation, Guntur, India

Nitin Trivedi, R & D, ERDA, Vadodara, India

© The Authors. Published by Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC-BY-NC-ND license <http://creativecommons.org/licenses/by-nc-nd/4.0/>

On comparing with the diode bridge rectifiers and thyristor controlled rectifiers, the IGBT based PWM rectifiers obtained bidirectional power flow. IGBT based PWM rectifiers are used in many applications in industrial sectors and also in many manufacturing companies. The major advantage of using the IGBT based PWM rectifier techniques results in less harmonic content by using appropriate number pulse to their respective switches. By using various pulse width modulation techniques the output voltage can also be stabilized through variation of modulation index. The power factor gets unity, when both the input currents and input voltages are in phase with each other this happens mostly in using of switches as IGBT's [1]. In the diode bridge rectifier and thyristor controlled rectifier, are having the disadvantage of higher order harmonics to reduces harmonics an additional filters are required which is not the case with IGBT based PWM rectifier [2]. To charge the battery, there are four stages of charging like constant voltage control, constant current control, pulsed charge and taper current. The Li-Ion batteries are having a high energy density and mostly they are used in electronics area. In this paper, the analysis of battery charging constraints as above discussed are all simulated in the Simulink/MATLAB. The diode bridge rectifiers based battery charging technique is discussed in section II. Thyristor based rectifier battery charging technique is discussed in section III. IGBT based PWM rectifier battery charging technique is discussed in section IV.

II. ANALYSIS OF DIODE BRIDGE RECTIFIER BASED BATTERY CHARGING TECHNIQUE

The circuit diagram of a three-phase two pulses six pulse diode bridge rectifier based battery charging is illustrated in Fig.1. The three phase AC supply is fed to the rectifier input side and the output is getting a rectified DC with filtered by a capacitive filter connected at the output side. The output from the rectifier is fed to single phase IGBT based front end inverter that is regulated using a current control loop. This current controller loop operates on the currents flowing at battery side. The control loop values, determines the switching signals to be applied to the single-phase PWM inverter.





Fig.1 Block diagram of diode bridge rectifier based battery charging



Comparative Analysis of Li-Ion Battery Charging with Different Rectifier Topologies

The inverter output is fed to the linear transformer 1:1. The output of the transformer acts as input to the single phase diode bridge rectifier, the rectified single phase DC output is filtered with a capacitive filter and fed to charge a battery. In closed loop operation, the battery current is compared with a constant of 100A and the error is acts as the input to PI controller. The controller output voltage is compared with a repeating sequence with a carrier frequency of 20 KHz and the respective pulse are generated and fed to the respective IGBT's switches of the single phase inverter. The closed loop operation is used to stabilize the inverter voltage. Since PWM technique is operated with a 20KHz carrier waveform switching frequency [3]. The analysis also done with the instability test of the input voltage with the variation of (0-0.5) seconds normal input voltage, (0.5-1) seconds the voltage of 10% less of normal voltage and again (1-1.5) seconds 10% more of normal voltage and the results of input voltage and battery waveforms shown in Fig.2 and Total Harmonic Distortion (THD) are shown in Fig.3.




Fig.2 Input Instability AC voltage with battery output




Fig.3 Total harmonic distortion results

The THD obtained with the instability voltage analysis with diode bridge rectifier based battery charging technique is 28.50%

III. ANALYSIS OF THYRISTOR BASED RECTIFIER BATTERY CHARGING TECHNIQUE

In this technique, the three phase voltage is fed to the thyristor based rectifier. Because, in the diode bridge rectifier it is a unidirectional flow rectifier that makes the more distortions in the circuit and also not controlled DC output is obtained. The gate pulses are generated by using sine pulse width modulation technique with a closed loop operation based on the rectifier out DC voltage [4]. The rectified DC output voltage is compared with a constant of 800V and the error is connected to the PI controller. The controller output I_d is again compared with I_{drefid} obtained from the transformation techniques applied from the input three phase currents and the error is connected to the PI controller. The controller output V_d . The I_q is compared with zero reference to maintain the power factor unity [5]. The error is connected to the PI controller, the controller output V_q and the output V_d is converted to abc by dq-abc transformation technique, refer (1) - (5). The block diagram of thyristor rectifier based battery charging technique is shown in Fig.4.




Fig.4 Block Diagram of Thyristor rectifier based Battery Charging Technique.

$$V_a = V\alpha \tag{1}$$

$$V_b = (-V\alpha + \sqrt{3} * V\beta) / 2 \tag{2}$$

$$V_c = (-V\alpha - \sqrt{3} * V\beta) / 2 \tag{3}$$

$V\alpha$ and $V\beta$ are obtained from equations (4) and (5)

$$V\alpha = V_d * \cos(\theta) - V_q * \sin(\theta) \tag{4}$$

$$V\beta = V_q * \cos(\theta) + V_d * \sin(\theta) \tag{5}$$

The three phase voltage V_{abc} is compared to the carrier wave frequency of 20 KHz, the respective pulses are fed to their respective thyristors [6]. The rectified output voltage is fed to IGBT based inverter and also the closed loop operation same as like diode bridge rectifier. By the thyristor based rectifier battery charging technique the THD is improved and the power factor gets improved with stability analysis also.

The rectified output is connected as input supply to the single phase IGBT based PWM inverter [7]. The inverter output is fed to the linear transformer 1:1.



The output of the transformer is connected to a single phase diode bridge rectifier, the rectified single phase DC output is filtered with a capacitive filter and fed to charge a battery. In closed loop operation, the battery current is compared with a constant of 100A and the error is connected to the PI controller. The controller output voltage is compared with a repeating sequence with a carrier frequency of 20 KHz and the respective pulse are generated and fed to the respective IGBT's switches of the single phase inverter [8]. The analysis also done with the instability test of the input voltage with the variation of (0-0.5) seconds normal input voltage, (0.5-1) seconds the voltage of 10% less of normal voltage and again (1-1.5) seconds 10% more of normal voltage. The results of the input voltage and Battery waveforms and Total Harmonic Distortion (THD) are shown in Fig. 5 and 6.

The total harmonic distortion content is obtained with the instability voltage analysis with thyristor bridge rectifier based battery charging technique is 17.41%




Fig.5 Input voltage and battery output




Fig.6 Total harmonic distortion of thyristor based rectifier battery charging technique

IV. ANALYSIS OF PWM BASED IGBT RECTIFIER BATTERY CHARGING TECHNIQUE

In this section the rectifier is operated with IGBTs to maintain the unity power factor and also from the above two rectifier topologies having some disadvantages like harmonic content, switching losses, unidirectional flow and stable supply to battery charging. In this topology the switches IGBT's are having advantages of bi-directional flow [9]. The diagram of 3-phase IGBT based PWM rectifier battery charging is shown in Fig.7.

The diode bridge rectifier based technique has disadvantages such as unidirectional flow and also the controllable voltage is not obtained stable.

By the thyristor based rectifier, the controllable output voltage can be obtained but the commutation problem is more in this technique. The thyristor are not having self commutation. For controlling the thyristor another commutation circuit is to be installed in the circuit, it makes circuit complexity and also more cost. To reduce all this disadvantages in this technique, the switches as IGBT's are used. It has self commutation property, bidirectional flow, unity power factor and less switching losses [10].




Fig.7 Block diagram of 3-phase IGBT based rectifier battery charging

The three phase voltage fed to the IGBT based PWM rectifier [11], the rectified DC voltage is compared with the DC voltage constant of 800V and the error is connected to the PI controller. The controller output I_d is again compared with I_{drefd} obtained from the transformation techniques applied from the input three phase currents and the error is connected to PI controller. The controller output V_d . The I_q is compared with zero reference to maintain the power factor unity. The error is connected to the PI controller, the controller output V_q and the output V_d is transformed to abc by dq-abc transformation technique, refer (6) - (10).

$$V_a = V\alpha \tag{6}$$

$$V_b = (-V\alpha + \sqrt{3} * V\beta) / 2 \tag{7}$$

$$V_c = (-V\alpha - \sqrt{3} * V\beta) / 2 \tag{8}$$

$V\alpha$ and $V\beta$ are obtained from equations (9) and (10)

$$V\alpha = V_d * \cos(\theta) - V_q * \sin(\theta) \tag{9}$$

$$V\beta = V_q * \cos(\theta) + V_d * \sin(\theta) \tag{10}$$



Comparative Analysis of Li-Ion Battery Charging with Different Rectifier Topologies

The three phase voltage, V_{abc} is compare to the carrier wave frequency of 20 KHz the respective pulses are fed to triggering the switches in such a way that follows the input voltage and current in a closed loop operation by using a Phase Locked Loop (PLL). The rectified output voltage is fed to IGBT based inverter and also the closed loop operation same as like diode bridge rectifier. By the thyristor based rectifier battery charging technique the THD is improved and the power factor gets improved with stability analysis also.

The rectified output is connected to the single phase IGBT based PWM inverter. The inverter output is fed to a linear transformer 1:1. The output of the transformer is acts as input to the single phase diode bridge rectifier, the rectified single phase DC output is filtered with a capacitive filter and fed to charge a battery. In closed loop operation, the battery current is compared with a constant of 100A and the error is connected to PI controller. The controller output voltage is compared with a repeating sequence with a carrier frequency of 20 KHz and the respective pulse are generated and fed to the respective IGBT's switches of the single phase inverter [12].

The Simulink model of three phase PWM based IGBT rectifier battery charging is carried out and the simulated results for instability input voltage and battery outputs are shown in Fig.8 and Total Harmonic Distortion (THD) are shown in Fig.9 respectively.

The analysis is also done with instability test of the input voltage with a variation of (0-0.5) seconds normal input voltage, (0.5-1) seconds the voltage of 10% less of normal voltage and again (1-1.5) seconds 10% more of normal voltage.

The total harmonic distortion content is obtained with the instability voltage analysis with PWM based IGBT rectifier based battery charging technique is 2.37%

The IGBT based PWM rectifier gives the less THD content and also the better performance on comparing with the above two techniques.




Fig.8 Input voltage and battery output




Fig.9 Total harmonic distortion of rectifier

V. RESULTS AND CONCLUSION

The results of THD for diode bridge rectifier, thyristor based rectifier and IGBT based rectifier battery charging circuits with instability test are listed in Table.I. By the following results, concluded that the IGBT based PWM rectifier battery charging topology yields effective outcome in terms of THD compared to the other two techniques. By this comparative analysis with respect to THD analysis concludes the IGBT rectifier is having very less THD on comparing with Diode Bridge rectifier and Thyristor Bridge Rectifier based Battery Charging Technique.

TABLE.I THD REPORT (%)

Topology	THD
Diode Bridge rectifier	28.50
Thyristor based rectifier	17.41
IGBT based PWM rectifier	2.37

ACKNOWLEDGMENT

I would like to extend my heartfelt thanks to Dr.O.Chandra Sekhar for supporting me and make working in ERDA.

REFERENCES

- Sylvain Lechat Sanjuan, "Volatge oriented control of three phase boost pwm converters" CHALMERS University of Technology, Sweden, 2010.
- K.Lavanya, V. Rangavalli, "A novel technique for simulation & analysis of svpwm two & three level inverters", *Journal of Engineering Research and Applications*, Vol.3, Issue 5, Sept-Oct 2013, pp.455-460.
- Lijie Jiang ; Zhengyu Lu ; Huiming Chen ; Xinke Wu, "A novel hybrid 3-phase PWM current source rectifier using SCR's and IGBT's", *2009 IEEE Energy conversion Congress and Exposition*, September 2009, pp.1235-1239.
- Park, Inverse Park and Clarke, Inverse Clarke Transformations MSS Software Implementations User Guide by Microsemi.
- Yan Liu, Yan Xing, Xu Wang, "Research based on SVPWM method of three level inverter", *Proceedings of the 30th Chinese Control Conference*, July 2011, pp.4513-4515.

6. Chun-yu Zhang ; Ya-bin Li ; Yong-long Peng ; Xu-feng Zhen. "A direct phase control scheme for unity power factor three-phase buck type rectifier based on svpwm" *2006 International conference on machine learning and cybernetics*, pp 2840-2845.
7. S.Zhang, K.Zang, Fang Lu, "Modelling and simulation of three-phase rectifier based on SVPWM", *2010 third international conference on information and computing*, Vol.3, June 2010, pp.318-321.
8. Kazmierkowski, M. P., " Direct power control of three phase PWM rectifier using space vector modulation and simulation study". *Proceedings of the 2002 IEEE International Symposium* , Vol. 4, pp. 1114-1118.
9. Bouafia.A, Gaubert.J.P, Krim.F, "Predictive direct power control of three phase pulse width modulation rectifier using space vector modulation", *Power Electronics, IEEE Transactions* 25(1), pp. 228-236.
10. Kada Hartani, Yahia Miloud, Control strategy of three phase voltage source PWM rectifier based on the space vector modulation", *Advanced in Electrical and Computer Engineering*, Nov.3 2010, Vol.10, pp.61-65.
11. D.Sandhya Rani, A.Appa Rao, "A Space vector PWM scheme for three level inverters based on two level SVPWM", *International Journal Of Power System Operation and Energy Management (IJPSOEM)* Volume-1, Issue-1, 2011, pp.6-10.
12. Ruchita Koshti, Purohit.D, Nirav.D.Mehta, "Design and simulation of three phase voltage source SVPWM rectifier", *IJLTEMAS*.May 2014,Vol.3, Issue.5, pp.77-81.


PRINCIPAL
Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (M-5)

Multi - Precision Floating Point Arithmetic Unit design and implementation based on FPGA

G.MALATHI¹malathig3006@gmail.com¹¹PG Scholar, Dept of ECE,vlsi system design, Avanathi Institute of engineering and Technology,gunthapally, Ranga Reddy, Telangana.DR.S.KISHORE REDDY²kishorereddy416@gmail.com²²Associate Professor, HOD,Dept of ECE,vlsi design, Avanathi Institute of engineering and Technology gunthapally , Ranga Reddy, Telangana.DR.G.SAI KUMAR³saikumar418@gmail.com³³ Associate Professor, Dept of ECE, Avanathi Institute of engineering and Technology,gunthapally, Ranga Reddy, Telangana.

Abstract: Floating point math is very important in digital signal handling. Usually choosing separate floating point accuracy figures among different kinds of engineering apps, this leaves the floating point arithmetic device capable of operating on separate floating point accuracy figures. The fast advancement of FPGA technology allows for flexible design of arithmetic floating point. This paper describes how to construct a particular floating point arithmetic device using Verilog HDL depending on FPGA. A few double precision flying point figures or two full precision flying point figures operations can be introduced and subtracted. At the start of this paper, modeling and software tests demonstrate the features and calculation precision.

Index Terms—FPGA, multi precision floating point ,addition and subtraction,IEEE 754.

I. INTRODUCTION

There is a need to process a large quantity of data with separate precision and powerful real-time specifications in digital signal processing, image analysis, voice communications, wireless communications and many other fields. Floating point math functions elevated precision. But contrary to arithmetic integer, arithmetic floating-point occupies more hardware funds to be applied by software in many apps. As a result, the working velocity of this floating point arithmetic is very small. And while arithmetic floating-point hardware can increase computational speed, multi-precision floating-point arithmetic requires many floating-point devices that pick up a large amount

of hardware resources. Hardware expenses will be reduced if a floating point unit is constructed that can perform separate handling of precision. And the rapid development of FPGA allows it feasible. It was suitable to implement the floating point arithmetic within the floating point high-level languages; however, arithmetic hardware execution is a challenging job. The design of very large-scale computing (VLSI) software has become the most effective option for the implementation of flying point math systems due to its high storage volume, elevated performance, low price and versatile processing specifications. The IEEE 754 rule features two entirely distinct rotating point schemes, the binary interchange pattern and the decimal interchange pattern. This section relies with a single precision solely on uniform binary interchange method. Figure 1 demonstrates the depiction of a single-bit (S), eight-bit (E) and twenty-three-bit (M) or significant IEEE 754 full accuracy input code

II LITERATURE REVIEW

VFLOAT: A VARIABLE PRECISION FIXED- AND FLOATINGPOINT LIBRARY FOR RECONFIGURABLE HARDWARE

In variable precision floating-point library (VFloat) that supports general floating-point formats as well as IEEE standard formats. optimum reconfigurable hardware implementations could need the utilization of arbitrary floating-point formats that don't essentially adjust to IEEE standard sizes. Most antecedently printed floating-point formats to be used

PRINCIPAL
Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

with reconfigurable hardware square measure subsets of our format. Custom data paths with optimum bit widths for every operation may be designed mistreatment the variable exactitude hardware modules within the Float library, enabling a better level of similarity. The Float library includes three varieties of hardware modules for format management, arithmetic operations, and conversions between fixed-point and floating-point formats. The format conversions gives hybrid fixed- and floating point operations during a single style [1].

FAST, EFFICIENT FLOTING POINT ADERS AND MULTIPLIERS FOR FPGA

In implementation details for Associate an IEEE-754 floating-point adder Multiplier for FPGAs and FPU applications a growing trend within the FPGA community. As such, it's become vital to form floating-point units optimized for FPGA technology. the FPGA style area is completely different from the VLSI style space; so, optimizations for FPGAs will take issue considerably from optimizations for VLSI. specifically, the FPGA setting constrains the planning area such solely restricted similarity may be effectively exploited to scale back latency. Obtaining the correct balances between clock speed, latency, and space in FPGAs may be notably difficult. The styles given here modify a Xilinx Virtex4 FPGA (-11 speed grade) to attain 270 MHZ IEEE compliant double exactitude floating-point performance with a 9-stage adder pipeline and 14-stage multiplier pipeline. the world demand is close to 500 slices for the adder and beneath 750 slices for the multiplier [2].

SPEED-UP IN FPGA BASED BIT-PARALLEL MULTIPLIERS

This technique take into account the technology-dependent optimizations of fixed-point bit-parallel multipliers by completing their implementations by considering embedded primitives and macro support that are useful in modern-day FPGAs. FPGAs are the best option proving to be replacement of Application Specific Integrated Circuits (ASIC) primarily due to the low Non-recurring Engineering (NRE) prices related to FPGA platforms. This has prompted FPGA vendors to enhance the capability of the underlying primitive material and embody specialised macro

support and material possession (IP) cores in their offerings. However, most of the work associated with FPGA implementations doesn't take full advantage of those offerings. Their implementation targets three completely different FPGA families viz. Spartan-6, Virtex-4 and Virtex5. The implementation results indicate that a substantial speed up in performance will occur these embedded FPGA resources.

A DUAL-MODE QUADRUPLE PRECISION FLOATING POINT DIVIDER

This section presents a multi-mode floating point multiplier operating efficiently with every precision format specified by the IEEE 754-2008 standard. The design performs one quadruple precision multiplication, or two double precision multiplications in parallel, or four single precision multiplications in parallel. The proposed multiplier is pipelined to achieve implementation of one quadruple multiplication in 3 cycles and either two double precision operations in similar or four single precision operations in similar in only 2 cycles. The planned design improves the throughput by a factor of two compared to a double precision multiplier and by four compared to a single precision multiplication. An example execution on VLSI verifies the plan and it achieves a maximum operating frequency of 505 MHz [4].

III.PROPOSED SYSTEM

The multi-precision floating-point arithmetic unit suggested in this document may alter the circuit's inner setup (when working), depending on the calculation accuracy, to accomplish single or double precision calculation with minimum hardware resources.

The multi-precision floating-point math efficiently converts a double-precision floating-point array into a few single-precision floating-point circuits[1]. Figure 1 shows its section diagram.

In Figure 1, DA, DB and DC are double-precision figures, a1, a2, b1, b2, c1 and c2 are single-precision figures. One of the following two activities may be implemented by the multii-precision floating-point arithmetic unit.



$$DC = DA \pm DB$$

$$c1 = a1 \pm b1, c2 = a2 \pm b2$$




Figure 1.function schematic of multi precision floating point arithmetic

FLOATING-POINT REPRESENTATION

IEEE754 is the most commonly used rotating point range representation[2] and is shown in numbers 2(a) and (b) in its 32-bit single precision and 64-bit double precision data mode.

As shown in Figure 2, the column, the exponent, and the significand of the floating-point number must be gathered to represent a floating-point number. Eq is the true value of a set N floating-point. (1).In fact, a floating point number is a standardized real number consisting of the sign(S), the exponent(E) and the mantissa(M).

1bit	8bit	23bit
S(Sign)	Exponent(E)	M (Mantissa)
(a)single-precision floating-point number		
1bit	11bit	52bit
S(Sign)	E(Exponent)	M (Mantissa)
(b)double-precision floating-point number		

Fig 2 representation of a floating point number

$$N = (-1)^s \times 2^{E-Bias} \times (1.0 + M)$$

Note that the M in the Eq.(1) is the structured significand (the entire portion of the structured significand must be 1 and this 1 is voluntary and non-storage). Likewise, the actual outcome of the mobile point math must be taken to the uniform Eq.(1) size,

meaning that the correct significand number must be 1. IEEE754 also sets out several unique information representations as shown in Table 1.

Table 1. Representation of special data

E	M	data
0	0	0
0	0	unnormalized number (Mantissa implication is 0)
All 1	0	INF(infinity)
1	0	NAN(not a number)

EXECUTION OF ARITHMETIC FLOATION-POINT

The extensive technique of incorporating and separating two flying point figures is divided into five phases, exponent pairing, significand calculation, significand normalization, significand counting, and overflow judgment[3]-[4]. The function of corresponding exponents is to match the standard positions of two speaking place figures; it is to match the reduced exponent with the larger exponent and transfer the speaking spot amount. The calculation of mantissas is to bring or subtract the mantissas based on the entry control signal.

significant normalization implies that the significant of the procedure consequence should fulfill the floating-point normalization criteria, that the entire portion should be 1. The exponent must make the respective addition and subtraction if the significand is shifted to the correct or to the left. The drawing of significand is to round off the data after shifting to the left of the scoring rule. When the exponent is overflowing or underflowing, the choice on overflow is to handle the operation result exponent. If the exponent overflows or outputs Machine zero of the floating point number, if the exponent underflows, it will output the infinite number form.

In addition to following the laws of floating point arithmetic, consideration should be given to designing a floating point arithmetic unit, saving hardware resource and enhancing operation velocity. Figure 3 demonstrates the internal floating point



framework arithmetic unit of multi-precision intended in this document.

As shown in Figure 3, the arithmetic unit consists mainly of six modules, the pre-processing module for data, the exponent comparison module, the significand stitching module, the addition module, the standardization and rounding processing module, and the module for overflow processing.

The two control signals in the scheme, Double and Op, should be illustrated before presenting the features of each module. Double is a selective information accuracy signal. When Double=1, double-precision arithmetic should be performed and the two 64-bit input data DA and DB are two double-precision floating-point numbers. When Double=0, it performs single-precision arithmetic and the two 64-bit data as input A and B are four single-precision floating-point numbers representing the operation control signal a1, a2, b1 and b2. Op. If Op=0, the procedure should be added, while Op=1, the operation should be subtracted.




Figure3. Internal structure of the multi-precision floating-point arithmetic unit.

A.Pre-processing module

The preprocessing module offers information for later modules and performs the following three tasks primarily.

Divide the data sector. According to the Floatation-Point layout of Figure 1, entry information A of 64-bit should be split into 3 sections, floating-point range symbol, exponent and mantissa (a1 and a2) should be split into two precision single-point symbol, exponent and significand (b1 and b2), and output information of 64-bit B should be broken down into 3 sections. The symbol, exponent and significand of a DA floating point amount of double frequency disassemble A in three sections at the same moment. Similarly, B is disassembled into three parts by a symbol, exponent and decimal digits of another integer arithmetic number DB. In addition, the '1', t should be indicated

Setting the flags of unique information. Setting up three flags, NAN, INF and ZERO (all 4 bits) of four single-precision floating-point numbers or two double— precision floating-point numbers to determine the type of the two 64-bit input information according to 0, Plus or minus infinity and NAN in table 1.

Subtraction procedure pre-processing. If Op= 1, the operation of a bitwise NOT (negation) to the sign bits of b1, b2 and DB should be performed so that only the operation performed in subsequent modules can be added if no special data is available.

B. Exponent comparison module

The comparison module of the exponent compares a set of exponents of input. The ports, ia and ib import the exponents. And there are three OS, of ex and oN R output signals. OS is the larger performance exponent between ia and ib, namely the larger one. ON R is the absolute value of the distinction between two exponents and gives the correct significand shift step amount for the next module. Of ex is the flag of the swap. If of ex is equal to 1, showing ia < ib, the

mantissas of the two operands of a couple of operation numbers will be exchanged in the calculations that follow. On the contrary, if of ex is equal to 0, the significand must not be exchanged and the purpose of producing this signal is to always put the significand in DA / a1/a2, corresponding to the larger exponent of each pair of data. Therefore, it is only necessary to deal with DB / b1/b2 in the significand stitching module to move the significand to the right.

As shown in Figure 3, there are two comparison module exponent, exponent comparer 1 and 2. And the information input in exponent comparer 1 comes from two information selectors. When Double is 0, the information is the a1 and b1 exponents. Data are the exponents of DA and DB when Double equals 1. And the exponent comparer 2 produces the outcome of a2 and b2 comparison. Significand

STITCHING MODULE

As shown in Figure 3, the significand stitching module has many input signals, including Double, significand swap flag, tiny exponent significand step number, four single-precision data symbols and mantissas, or two double-precision data. And this module's output is two 56-bit data.

This module understands splicing the significand into two Double Signal 56-bit information from four single-precision information or two double-precision data. The information after splicing is the complement method with two signs pieces to simplify the operating circuit. The larger significand exponent is located in DA / a1/a2, and the lower significand exponent is located in DB b1/b2 based along the magnitude of the exponent. The cause for the 56-bit significand is that when Double is equal to 1, the 53-bit significand is changed to a new 56-bit significand after adding an integer bit and two sign bits. In this manner, two distinct accuracy data can share one arithmetic unit. In addition, Figure 4 is the significand composition with distinct operational accuracy.



Figure 4. Mantissa Stitching under different operation precision

D. The Sum Module Of The Mantissa Complement

Because the sign of subtrahend has been disposed in

Name	name	width	Notes
input	doub	1	precision control
	iExp1	11	exponent 1
	iExp2	8	exponent 2
output	iMan	56	Sum of mantissa
	oData	64	operation result

When Op is equal to 1, the preprocessing module requires only two mantissas to add operation.

Because the significand to be summed is 56-bit, mostly the effects of the sum algorithm on the arithmetic speed[5]. The amount of significand has embraced a blended Han –Carlson[6] algorithm that trades room for moment, and its tree design has an edge over serial carry and look-ahead carry in the logical sequence, the cable channel, and the peak sector area. The heart of the Han-Carlson algorithm is the parallel prefix addition, and its three primary calculation steps are as follows.

Calculate the Pi and Gi of each augends bit and addend. And the Pi and Gi formula is displayed in Eq. (2) and (3) respectively.

$$P_i = A_i \cdot B_i \quad (i=0\sim55) \quad (2)$$

$$G_i = A_i \oplus B_i \quad (i=0\sim55) \quad (3)$$

(2) generate carry signal in parallel ,and the rule is shown in eq.(4)~eq.(6),in which the "⊙" is the prefix operator.

$$C_i = G_{i\sim0} + P_{i\sim0}C_0 \quad (4)$$


$$(G_{i\sim0}, P_{i\sim0}) = (G_{i-1}, P_{i-1}) \odot (G_{i-2}, P_{i-2}) \dots \odot (G_0, P_0) \quad (5)$$

$$(G_i, P_i) \odot (G_j, P_j) = (G_i + P_i \cdot G_j, P_i \cdot P_j) \quad (6)$$

(3) calculate the sum of each bit ,and it is shown in q.(7).

$$S_i = P_i \oplus C_i \quad (7)$$

The A and B in eq.(2)~eq.(7)represent two 56-bit input data respectively. The Ai and Bi represent the



ith bit of input data respectfully. And the S_i and C_i represent the i th bit summation of their results and the carry input signal from




Figure 5. The prefix operation of the 56-bit mixed Han-Carlson adder

Figure 5 is the inner structure of a 56-bit blended han-carlson adder[4], a space-for-time algorithm. Each input point is one (G_i, P_i) , the binary addition method is split into nine phases. The black dots in the figure are a carrying operation and each bit's carrying bits are calculated at each point in parallel. Eventually, complete adder is used to calculate the outcomes of each bit.

Mantissa normalization module

G. The significant standardization module shifts the output significant of the addition module according to the precision requirement to a floating point numbers. Table 2 shows the input and output signals of this module.

This module comprises of three sub-modules that are the sub-module of the significant judgment, the leading sub-module of 0 identification and the sub-module of the processing of normalization.

The significant judgment sub-module prejudices the 56-bit complement significant before being normalized according to the dual signs and the highest numerical tad and get the symbol bit and the expedite which is the initial value of adding operation to the exponent and then to simplify the circuit, after significant has been transformed into the Sign-Magnit, subsequent processing will take place. The sub-module of the significant judgment primarily

performs the following three tasks. Set the add operation offset, expedite, if exponent need not be shifted to the left, according to the dual sign-bits and the highest numerical bit of 56-bit complement mantissa. When expelling= 00, it means that the significant has been a standardized number already. If expedite=01, it reflects the adding exponent procedure with 1 (the significant equivalent moves 1 bit to the right). When expedite= 11, it represents that for several bits the significant needs to be shifted to the right, but the first 1 testing and coding module determines the numbers.

. Set the floating-point number sign bit.

Converting to absolute value the mantissa.

Leading the zero detection sub-module in significant normalization is the most time-consuming sub-module. The method of detection is first to determine which byte includes the largest bit "1" and then to encode the position of the first 1 by the priority encoder to provide significant with the left-shift numbers when normalized.

The sub-module for the processing of normalization passes the significant to the left or right according to the expedite value, and at the same moment adds or subtracts the exponents.


O. Rounding off and overflow judgment module

The mantissa is rounded off according en route for the principle of the adjacent even-number by adding two numerical value bits in earlier for significant processing in this module, while the result of the proponent and significant are set accordingly in the case of exponent overflow. In other words, if the exponent underflows, the significant is set to 0 (representing floating point 0), if the exponent overflows, the exponent is set to all 1' and the significant is set to 0 (representing infinity).


III. RESULTS

Experimental Results are shown for one of the applications is the intra MPEG-4 simple profile decoder. Due to restrictions on the number of clock buffers in Xilinx FPGAs, the design selected was refectories to result in 32 actors.


RTL SCHEMATIC:




TECHNOLOGICAL SCHEMATIC




SIMULATION RESULT:



TIMING SUMMARY



DESIGN SUMMARY:



IV. CONCLUSION

The following paper proposed the layout of a floating point arithmetic multi-accuracy device, which could be used to combine or subtract single-precision two-group data or one-group floating point data with power signals entry. This paper proposed The system uses hardware funds quickly and less quickly in computing. These features are confirmed by both software simulation and experimentation..

REFERENCES

- [1] M. Pedram, "Power minimization in IC design: Principles and applications," *ACM Trans. Design Autom. Electron. Syst.*, vol. 1, no. 1, pp. 3–56, Jan. 1996. [Online]. Available: <http://doi.acm.org/10.1145/225871.225877>
- [2] Q. Wu, M. Pedram, and X. Wu, "Clock-gating and its application to low power design of sequential circuits," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 47, no. 3, pp. 415–420, Mar. 2000.
- [3] G. E. Tellez, A. Farrahi, and M. Sarrafzadeh, "Activity-driven clock design for low power circuits," in *IEEE/ACM Int. Conf. Comput.-Aided Design Dig. Tech. Papers (ICCAD)*, San Jose, CA, USA, Nov. 1995, pp. 62–65.
- [4] E. A. Lee and A. Sangiovanni-Vincentelli, "Comparing models of computation," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design*, Austin, TX, USA, 1997, pp. 234–241.
- [5] G. Kahn, "The semantics of simple language for parallel programming," in *Proc. IFIP Congr.*, Stockholm, Sweden, 1974, pp. 471–475.
- [6] E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," *IEEE Trans. Comput.*, vol. 36, no. 1, pp. 24–35, Jan. 1987.
- [7] E. A. Lee and T. M. Parks, "Dataflow process networks," *Proc. IEEE*, vol. 83, no. 5, pp. 773–801, May 1995.
- [8] S. Suhaib, D. Mathaikutty, and S. Shukla, "Dataflow architectures for GALS," *Electron. Notes Theor. Comput. Sci.*, vol. 200, no. 1, pp. 33–50, 2008.
- [9] T.-Y. Wu and S. B. K. Vrudhula, "Synthesis of asynchronous systems from data flow specification," *Inf. Sci. Inst., Univ. Southern California, Los Angeles, CA, USA, Tech. Rep. ISI/RR-93-366*, Dec. 1993.
- [10] B. Gravamen and H. Pedram, "High performance asynchronous design flow using a novel static performance analysis method," *Comput. Elect. Eng.*, vol. 35, no. 6, pp. 920–941, Nov. 2009.
- [11] S. C. Brunet et al., "Partitioning and optimization of high level stream applications for multi clock domain architectures," in *Proc. IEEE Workshop Signal Process. Syst. (SiPS)*, Taipei, Taiwan, Oct. 2013, pp. 177–182.
- [12] S. Casals-Brunet, "Analysis and optimization of dynamic dataflow programs," Ph.D. dissertation, STI Elect. Eng., STI, Lausanne, Switzerland, 2015.
- [13] E. Bezati, "High-level synthesis of dataflow programs for heterogeneous platforms," Ph.D. dissertation, STI, Lausanne, Switzerland, 2015.
- [14] S. Casual-Brunet, M. Mattavelli, and J. W. Janneck, "Buffer optimization based on critical path analysis of a dataflow program design," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Beijing, China, May 2013, pp. 1384–1387.
- [15] Analysis of Power Savings from Intelligent Clock Gating, Xilinx, San Jose, CA, USA, Aug. 2012.
- [16] (2014). Open RVC-CAL Applications. Accessed on Feb. 25, 2014. [Online]. Available: <http://github.com/orcc/orcc-apps>
- [17] M. Canale, S. Casals-Brunet, E. Bezati, M. Mattavelli, and J. Janneck, "Dataflow programs analysis and optimization using model predictive control techniques," *J. Signal Process. Syst.*, vol. 84, no. 3, pp. 371–381, 2015. [Online]. Available: <http://dx.doi.org/10.1007/s11265-015-1083-4>





PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

G.MALATHI was born on July 12th, 1996, completed her graduation in Electronics and communications Engineering from SLC's college .Currently she is pursuing M.Tech in vlsi system design from Avanthi Engineering College. Her areas of interest include vlsi and system design.



Prof. Dr. S. KISHORE REDDY working as an associate professor in the Dept of Electronics and communication at Avanthi Engineering College. He received his bachelor degree and master's degree from Jawaharlal Nehru Technological University Hyderabad, Kukatpally, India. Currently he is completed his PH.D.

Design and implementation of digital storage TRN Generator using FIFO and D-FF

¹Shajahan, ²Dr.S. Kishore Reddy, ³Dr.G.sai Kumar

¹M.Tech student ECE , VLSI system design. Avanthi institute of engg & tech.

E mail : sajumhod08525@gmail.com

²Associate professor,HOD ECE , VLSI design Avanthi institute of engg & tech.

E mail : kishorerreddy416@gmail.com

³Associate professor ECE Department. Avanthi institute of engg & tech.

E Mali: saikumar418@gmail.com

ABSTRACT

Cryptographic frameworks have turned into an indispensable piece of our day by day life through the need of security exercises, for example, correspondence, electronic cash frameworks, and plate encryptions. Irregular numbers is a key segment for fortifying and verifying the secrecy of electronic interchanges and utilized in numerous cryptographic applications like key age, encryption, concealing conventions, web betting. Eccentric arbitrary numbers are fundamental for the security of cryptographic calculations for creating the hidden mystery keys. Genuine irregular number generators (TRNGs) have turned into an indispensable part in numerous cryptographic frameworks, including PIN/secret word age, confirmation conventions, key age, arbitrary cushioning, and nonce age. The circuit uses unsure irregular procedure, more often than not as electrical clamor, as an essential source. Field programmable entryway exhibits (FPGAs) structure a perfect stage for equipment executions of a significant number of these security calculations. Proposed TRNG depends on the guideline of beat recurrence identification for Xilinx-FPGA-based applications.

1. INTRODUCTION TO RANDOM GENERATORS:

In this day and age security is of most elevated significance and henceforth cryptography assumes a significant job in PC and systems administration security. Cryptography is a lot of procedures for concealing data. It is utilized in a few fields as a major aspect of security conventions to verify ordered data and information. Correspondence, being an indispensable piece of life, including the web and different methods for correspondence has offered

ascend to security dangers. Cryptography along these lines gives the vital insurance from the dangers by ensuring the information, for example giving various methods and techniques for changing over information into an indistinguishable structure. The essential point of cryptography is that the unapproved client can't get to information. The substance of the information edges ought to be encoded with unmistakable example. Another application is to guarantee that the information should dependably be recognized by the originator of the message. Arbitrary numbers are fundamental to security in light of the fact that cryptographic frameworks rely upon the presence of some mystery information known to approved clients and capricious by others and regularly irregular strings are utilized to warrant its unconventionality (e.g., in keys, salts, ounces, challenges, instatement vectors, and other one-time quantities)[1]. Cryptographically ensured arbitrary number generators are significant for this reason. An irregular number generator is a computational gadget intended to create a series of numbers. Strategies for producing arbitrary has been utilized from old occasions, including dice, coin flipping, the rearranging of playing a game of cards, the utilization of yarrow stalks, and numerous different systems. There are number of arbitrary number age plans and Random Number Generators effectively utilized in IT security items. The arbitrary numbers created ought to be genuinely irregular, else they can essentially debilitate the security framework. They should eccentric. It must be planned with a decent cryptographic quality. It ought to be consistently disseminated on a given range and ought not be reliant on one another. Accordingly there is a requirement for a perfect RNG that fulfills every one of these prerequisites [3].Cryptographic quality is accomplished by arbitrary numbers that fulfill the necessities of cryptographic calculations. Irregular

number generators can be delegated either pseudo arbitrary number generators or genuine arbitrary number generators. A pseudo arbitrary number generator creates a flood of numbers that seems, by all accounts, to be irregular yet really pursue predefined grouping. A genuine arbitrary number generator creates a flood of erratic numbers that have no characterized pattern[3].

Genuine Random Number Generators: There are three ordinarily utilized strategies, in particular (i)oscillator examining, (ii)direct enhancement and (iii)discrete time mayhem. In the oscillator examining approach, period transformations (for example oscillator jitter) in a low recurrence clock of low quality factor (Q) is created by utilizing it to test a high recurrence clock. The immediate enhancement procedure digitizes warm or shot commotion, utilizing an intensifier and comparator. At long last, disorderly frameworks can be utilized to create TRNGs[11]. It is notable that beginning with a decent numerical idea (like a LFSR), somebody can construct an arbitrary number generator, called a Pseudo Random Number Generator (PRNG), acquiring a similar haphazardness test results as a decent True Random Number Generator (TRNG). In this generator yield is an element of the past one. In the vast majority of the cases it can turn into the best helplessness of the entire cryptographic framework. This is the reason a TRNG comprises of three primary parts as depicted in Fig. 1.




Fig 1. Main components of TRNG

The clamor generator is the black box utilized for producing arbitrary groupings. It depends on various sort of physical flighty marvel, as inestimable radiations, oscillators jitter, sound and light proliferation all through various conditions, and so on. The irregularity extraction box is utilized to help the generator to consistently appropriate the 0 and 1 bits along the output[2].The Randomness Testing square comprises of a lot of measurable tests, utilized for testing the haphazardness of the yield. The last two squares depend on simply numerical ideas.

1.1. Pseudorandom Number Generators:

There are various methods to make pseudorandom progressions, and the customary programming based systems, which would all be able to be completed in gear. A regular strategy for making a PRNG is to use the yield of a straight analysis move register (LFSR).The direct info move register (LFSR) is a run of the mill structure frustrate for executing a pseudo-subjective number generator (PRNG) since it might be negligibly created from a movement of fell flip-flops and a couple XOR portals. In any case, the LFSR is ordinarily inadequate without any other person's contribution for making surprising sporadic number courses of action. Its straight lead allows an encryption key to be successfully recovered in case it is used as keystream generator [8]. Disregarding the way that this methodology has extraordinary quantifiable properties and prompts extraordinarily beneficial hardware utilization, the Berlekamp–Massey figuring can be used to capably discover the affiliation polynomial from the LFSR’s yield gathering, making it unsuitable for cryptographic applications.

Classes of TRNG:

There are two fundamental classes of TRNG are

(I) Thermal clamor based and

(ii) Chaotic circuit based as appeared in Fig 2.

(i) The warm tumult generator heightens the noise made by electrons spilling into a resistor and changes over the racket to a discretionary number. The sign level of the warm uproar is underneath 1mV, making this approach progressively helpless against cutting edge trading commotion implantation (not sporadic, data subordinate) in an enormous scale SoC. In any case, the wellspring of clatter used in the warm RNG (foundation commotion by electron moving in the resistor) is extremely sporadic and adds to the power of the TRNG.

(ii) (ii) A scattered TRNG mishandles the strange thought of disarranged oscillators to create sporadic numbers. Progression in the nonlinear structure theory exhibited that noisy circuits can be seen as extremely self-assertive. The sign level in a scattered oscillator can be made much higher that in the warm TRNG. Consequently the Signal to Noise Ratio (SNR) is improved, constraining data dependence. As far as possible the effect of supply and substrate clatter by joining the 2 noncorrelated yields of

(Handwritten signature)

PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

both TRNG with a XOR entryway (Figure 1) and besides by circuit techniques like falling. Since the trade work from the supply to the yield is various for each circuit and the 2 TRNG use unmistakable tumult sources to make the discretionary bits, the 2 bit streams are not connected.

2. LITERATURE REVIEW:

FPGA is used continuously because of its focal points in execution, plan time, control usage, versatility, cost or chip area over various structures reliant on microchip, DSP or VLSI. With a FPGA-based self-assertive number age, various cryptographic applications can be sufficiently realized using FPGA. Consistently, various TRNGs have been proposed.

For example, Tsoi and Leung proposed a FPGA-set up together TRNG based concerning the oscillator stage clatter. In their recommendation, an astounding sporadic piece stream can be delivered by looking at an exact high-repeat clock using a ring oscillator confined by entryways in the FPGA together with external resistors and capacitors. In any case, the most extraordinary yield date rate of the generator is simply 4.7Kbps which isn't adequately high for some cryptographic applications. In addition, the TRNG can be viably modified in light of the fact that it has external parts.

n Epstein and Harsa TRNG reliant on modernized circuit metastable event was shown. Nevertheless, the proposed generator must be viably realized in some low end progressed consolidated circuits anyway not in present day FPGAs in light of the way that CMOS circuits in current FPGAs are quick to the point that the probability of a metastable event occurring in any entryway in the FPGAs is close to nothing. Reconfigurable contraptions have transformed into an essential bit of many embedded automated systems, foreseen to transform into the phase of choice for general enlisting within the near future. Being fundamental prototyping contraptions, reconfigurable systems including FPGAs are by and large connected with cryptographic applications, as they can offer qualified to high taking care of rate at much lower cost and faster structure process length [4].

FPGAs being versatile to the extent programming and utilization of a couple of estimations and limits have been used for completing cryptographic figurings for a genuine long time. They are comprehensively used in encryption and R&D applications. FPGAs give execution versatility and points of interest being stood out from applications

express planned circuit (ASICs). Usually, ASICs was used more for the cryptographic utilization [3].

A while later, on account of increasingly unmistakable flexibility and recreate limit, it has ended up being more straightforward to change estimations and program them on FPGAs. The improvement of an estimation is faster and mulls over a shorter time to exchange on FPGA. Focus is to design an improved field-programmable passage group (FPGA) based TRNGs, using completely propelled fragments. Using automated structure impedes for TRNGs has the great position that the plans are modestly essential and suitable to the FPGA arrangement stream, as they can sensibly utilize the CAD programming mechanical assemblies available for FPGA structure. In any case, mechanized circuits show almost set number of wellsprings of sporadic upheaval, e.g., metastability of circuit segments, repeat of free running oscillators, and butterflies (self-assertive stage shifts) in clock signals. Because of its flexibility and fast time to publicize, FPGA has transformed into a notable stage for realizing various cryptographic systems that fuse TRNGs as a fundamental square. It is fundamental to become new FPGA TRNG courses of action since: (I) not all the gear TRNG systems open for ASICs or various stages are flexible to FPGA execution; (ii) the current FPGA TRNGs have a couple of insufficiencies to the extent the throughput-per-unit-region and can be improved; and (iii) unique part strikes similarly as changes in operational conditions, for instance, assortments in temperature and voltage supply may inclination and irritate the sporadic property TRNGs yield bitstream. Since a huge part of the TRNGs work in an open-circle style, it is basic to combine a segment to ceaselessly offer an analysis hint to adaptively alter the TRNG system parameters to extend its yield bit randomness[7].

A moderately ongoing upgrade to FPGA abilities is Dynamic Partial Reconfiguration (DPR) or Runtime Partial Reconfiguration (RPR). It is the capacity to adjust (for the most part through the expansion of usefulness) the current circuit on the FPGA, through "fractional reconfiguration" (PR) of the FPGA at run time. DPR enables creator to utilize littler gadgets, lessen control utilization and improve framework upgradability. DPR enables adjustments to predefined parts of the FPGA rationale texture on-the-fly, without influencing the typical usefulness of the FPGA. TRNG circuit execution for Xilinx-FPGA-based applications, which has a tunable jitter control ability dependent on powerful fractional reconfiguration (DPR) accessible on Xilinx FPGAs. Plan procedures exist to anticipate any malevolent

controls through DPR which in different ways may influence the security of the framework named as Hardware Trojan Insertion [4].

Irregular number generators have applications in betting, factual examining, PC recreation, cryptography, totally randomized plan, and different regions where creating a flighty outcome is attractive. For the most part, in applications having unconventionality as the foremost, for example, in security applications, equipment generators are commonly favored over pseudo-irregular calculations, where attainable. Irregular number generators are extremely valuable in creating Monte Carlo-strategy recreations, as troubleshooting is encouraged by the capacity to run a similar succession of arbitrary numbers again by beginning from a similar arbitrary seed. They are likewise utilized in cryptography – inasmuch as the seed is mystery. Sender and collector can produce indistinguishable arrangement of numbers consequently to use from keys.

The age of pseudo-irregular numbers is a significant and normal errand in PC programming. While cryptography and certain numerical calculations require an exceptionally high level of evident arbitrariness, numerous different tasks just need an unobtrusive measure of capriciousness. Some straightforward models may give a client an "Arbitrary Quote of the Day", or figuring out what direction a PC controlled foe may move in a PC game. More fragile types of arbitrariness are utilized in hash calculations and in making amortized looking and arranging calculations.

A few applications which show up at first sight to be appropriate for randomization are in certainty not exactly so straightforward. For example, a framework that "haphazardly" chooses music tracks for a mood melodies framework should just seem arbitrary, and may even have approaches to control the choice of music: a genuine irregular framework would have no confinement on a similar thing seeming a few times in progression.

There are two head techniques used to create arbitrary numbers. The main technique estimates some physical marvel that is relied upon to be arbitrary and afterward makes up for potential predispositions in the estimation procedure. Model sources incorporate estimating climatic commotion, warm clamor, and other outer electromagnetic and quantum wonders. For instance, grandiose foundation radiation or radioactive rot as estimated over short timescales speak to wellsprings of regular entropy.

The speed at which entropy can be reaped from common sources is subject to the basic physical marvels being estimated. Along these lines, wellsprings of normally happening "genuine" entropy are said to square – they are rate-constrained until enough entropy is reaped to satisfy the need. On some Unix-like frameworks, including most Linux disseminations, the pseudo gadget document/dev/arbitrary will obstruct until adequate entropy is collected from the environment.[1] Due to this blocking conduct, huge mass peruses from/dev/irregular, for example, filling a hard circle drive with irregular bits, can frequently be moderate on frameworks that utilization this sort of entropy source.

3. PROPOSED DESIGN FOR TRN GENERATOR USING FIFO AND D-FF:

3.1 DESIGN OVERVIEW:


Genuine irregular numbers and physical nondeterministic arbitrary number generators (RNGs) appear to be of a regularly expanding significance. Arbitrary numbers are fundamental in cryptography (scientific, stochastic, and quantum), Monte Carlo counts, numerical recreations, measurable research, randomized calculations, lotteries, and so forth. Today, genuine irregular numbers are most fundamentally required in cryptography and its various applications to our regular day to day existence: versatile correspondences, email get to, online installments, cashless installments, ATMs, e-banking, Internet exchange, purpose of offer, prepaid cards, remote keys, general digital security, conveyed control network security (SCADA), and so forth. In cryptography, where because of Kerckhoffs' standard all pieces of conventions are freely known with the exception of some mystery (the key or other data) known uniquely to the sender and the beneficiary, unmistakably the mystery must not be measurable by a busybody, i.e., it must be arbitrary. Genuine RNGs are for the most part built with the end goal that the relationship among bits is little which the possibility of haphazardness is, specifically,. At times the physical framework that is estimated is being "reset" to an underlying condition after generation of each piece so as to decrease autocorrelation. In this way much of the time just a couple of most reduced request autocorrelation coefficients are noteworthy, in a perfect world just the first, which is named autocorrelation and meant by a. There are a lot of developments or genuine RNGs and research is as yet getting impulse, yet in our view one can generally order the present workmanship into four families:

- Noise-based RNGs

- Free-running oscillator RNGs
- Chaos RNGs
- Quantum RNGs

The tree of RNGs is delineated in Fig. 1. Scientific, pseudorandom generators can likewise be isolated into a few classifications relying upon the sort of calculation utilized.

The significant commitment of this brief is the improvement of a design which permits on-the-fly legitimacy of factual characteristics of a TRNG by using DPR abilities of present day FPGAs for shifting the advanced clock director (DCM) displaying parameters. As far as we could possibly know, this is the main announced work which consolidates validity in a TRNG. This methodology is material for Xilinx FPGAs which give programmable clock age system and capacity of DPR. DPR is a moderately new upgrade in FPGA innovation, whereby changes to predefined bits of the FPGA rationale texture are conceivable on-the-fly, without influencing the typical usefulness of the FPGA. Xilinx clock the board tiles (CMTs) contain a dynamic reconfiguration port (DRP) which permits DPR to be performed through a lot less difficult methods. Utilizing DPR, the clock frequencies produced can be changed on the fly by altering the relating DCM parameters. DPR by means of DRP is an additional bit of leeway in FPGAs as it enables the client to tune the clock recurrence according to the need. Structure strategies exist to avoid any vindictive controls through DPR which in different ways may adversely influence the security of the framework. The objective of this brief is the structure, examination, and execution of a simple-to-plan, improved, low overhead, and tunable TRNG for the FPGA stage.




This modeling of the design is observed from the each synchronizer response of the mean time failure and its PAD parameters. Since the existing design models (mentioned III) would suffice the real time aspects parametric criteria which would impart correct scenario for the model and its enhancements based on its. Hence, we utilize this section of design


model to implement the enhanced version of the synchronizer utilized. Our aim to provide the data and its implementation on the design modules which would results in correct output which is observed on the same synchronized cycle.

FLOW DIAGRAMS FOR PROPOSED DESIGN:


FLIP FLOP DESIGN FLOW:




FIFO DESIGN FLOW:




LFSR DESIGN FLOW:






COUNTER DESIGN FLOW:



DISCUSSIONS:

1. We have proposed the block diagram as mention in figure 4.1 stating different modules design aspects changes from the existing design scenario.
2. Now, from the above modules flow diagram we can estimate accuracy on hardware tool Xilinx which would provide the design platform to analyze the area, power and delay analysis.
3. The simulation was perceived by Model sim software which provides the correct framework output for the design chosen.
4. In our design, we have utilized FIFO and LFSR for better randomness and synchronization which enhances the output credibility outstandingly on area or power.


4. RESULTS AND DISCUSSIONS:



Our design framework on simulations would realize on the different buf_out values observed from the design chosen. Here depending on the LFSR seed

values {input, input1 and input2} would vary the outputs observed at LFSR output. Each output from LFSR is synchronized on FIFO with read and write operation to have the design criteria for better PASD {power, area, speed and delay}.

Now these synchronized data are utilized with flip flop and counter to generate specific key frequencies and its key_values for better accuracy. Based on the different values from the LFSR seed we could estimate the different values of the true random generator output.



SYNTHESIS REPORT:

AREA UTILIZATION:

Device Utilization Summary			
Logic Utilization	Used	Available	Utilization
Number of Slice Latches	4	178,176	1%
Number of 4 input LUTs	14	178,176	1%
Number of occupied Slices	7	89,088	1%
Number of Slices containing only related logic	7	7	100%
Number of Slices containing unrelated logic	0	7	0%
Total Number of 4 input LUTs	14	178,176	1%
Number of bonded IOBs	8	960	1%
IOB Latches	4		
Number of BUFG/BUFGCTRLs	1	32	3%
Number used as BUFGs	1		
Average Fanout of Non-Clock Nets	2.63		

FIFO UTILIZATION

Device Utilization Summary			
Logic Utilization	Used	Available	Utilization
Number of Slice Flip Flops	357	178,176	1%
Number of 4 input LUTs	704	178,176	1%
Number of occupied Slices	395	89,088	1%
Number of Slices containing only related logic	395	395	100%
Number of Slices containing unrelated logic	0	395	0%
Total Number of 4 input LUTs	736	178,176	1%
Number used as logic	704		
Number used as a route-thru	32		
Number of bonded IOBs	69	960	7%
Number of BUFG/BUFGCTRLs	1	32	3%
Number used as BUFGs	1		
Average Fanout of Non-Clock Nets	4.69		

Handwritten signature in green ink.

PRINCIPAL

van... & Tech

An estimation for the area and the power have been tabulated as shown above figures 1:2, and for power 3:4. Now, as we know that with use of the LUT minimization algorithm in address scheme storage for the design parameters we could estimate the performance as shown. T

POWER UTILIZATION:

On-Chip Power Summary				
On-Chip	Power (mW)	Used	Available	Utilization (%)
Clocks	9.05	3	---	---
Logic	0.00	14	178176	0
Signals	0.00	31	---	---
IOs	0.00	8	960	1
Quiescent	1344.29			
Total	1353.33			

LFSR POWER UTILIZATION

On-Chip Power Summary				
On-Chip	Power (mW)	Used	Available	Utilization (%)
Clocks	83.87	1	---	---
Logic	0.00	736	178176	0
Signals	0.00	635	---	---
IOs	0.00	69	960	7
Quiescent	1350.88			
Total	1434.75			

Similarly, we had estimated the design for the different logical units such as multiplier where each module would estimate the power characteristics based on the clk applied on the respective module.

CONCLUSIONS:

We have displayed an enhanced completely advanced tunable TRNG for FPGA based applications, based on FIFO and D-FF which would suffice better performance results obtained. The TRNG uses this tunability feature for deciding the level of haphazardness, subsequently giving a high degree of flexibility for various applications. The proposed design successfully full fills all criteria of power and delay and speed analysis according the designed output.

REFERENCES

[1] Xilinx, Inc., "Virtex-5 FPGA Configuration User Guide UG 191 (v3.11)", [Online]. Available:

www.xilinx.com/support/documentation/user guides/ug191.pdf, Accessed: May 2016.

[2] A. P. Johnson, R. S. Chakraborty and D. Mukhopadhyay, "A PUF-Enabled Secure Architecture for FPGA-Based IoT

[3] Q. Tang, B. Kim, Y. Lao, K. K. Parhi and C. H. Kim, "True Random Number Generator circuits based on single- and multiphase beat frequency detection," Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, pp. 1-4, September 2014.

[4] A. Rukhin, J. Soto, J. Nechvatal, M. Smid and E. Barker, "A Statistical Test Suite for Random and Pseudorandom

[5] Number Generators for Cryptographic Applications", DTIC Document, Tech. Rep., 2001.

[6] J. Von Neumann, "Various Techniques used in Connection with Random Digits.", National Bureau of Standards Applied Mathematics Series, vol. 12, pp. 36-38, 1951.

[7] A. P. Johnson, S. Saha, R. S. Chakraborty, D. Mukhopadhyay and SezerGoren" "Fault Attack on AES via Hardware Trojan Insertion by Dynamic Partial Reconfiguration of FPGA over Ethernet", 9th Workshop on Embedded Systems Security (WESS 2014), October 2014.



Shajahan M.Tech student ECE , VLSI system design. Avanthi institute of engg & tech.



Dr.S. Kishore Reddy Associate professor,HOD ECE ,VLSI design Avanthi institute of engg & tech.

PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Md), R.R. Dist
 Page No:5243



Dr.G.sai Kumar
Associate
professor
ECE
Department.
Avanathi institute
of engg & tech.

LOW POWER DESIGN MULTIPLIER USING A REPLICA OF FIXED WIDTH REPETITION BLOCK**BAKKA GOPINATH GOUD**

M.Tech Student, Department of ECE,
Avanthi Institute of Engineering &
Technology, Hyderabad, T.S, India.
Gmail: bgopinathgoud@gmail.com

Dr.S.KISHORE REDDY

Associate Professor, Department of ECE,
Avanthi Institute of Engineering &
Technology, Hyderabad, T.S, India.
Gmail: kishorereddy416@gmail.com

Mr.M.GOVIND RAJ

Assistant Professor, Department of ECE,
Avanthi Institute of Engineering &
Technology, Hyderabad, T.S, India.

Ms.K.SUREKA

Assistant Professor, Department of ECE,
Avanthi Institute of Engineering &
Technology, Hyderabad, T.S, India.

ABSTRACT:

In this paper, the area of efficiency multiplier put a sign suggests a fixed width through a replica redundancy through adoption My tolerance for noise (ANT) architecture with a multiplier of fixed width to build a redundancy version precision cutting Masa (RPR). ANT proposed architecture can meet the demand for high precision, low power consumption, and region Efficiency. RPR fixed-width design with error compensation through the circles of the possibilities and statistical analysis. use the When a partial product of the correct input vectors and vectors fixed in the palace and put in place to reduce truncation errors, hardware Failure holding circuit can be simplified compensation. The multiplier ANT 16×16 bits, the circuit area in our

RPR fixed width It may be less, energy consumption in the design of ants can be saved as compared with the ANT state of the art design

INTRODUCTION:

The rapid growth of mobile and wireless systems In recent years, the need for systems pushing ultra-low energy. To reduce power dissipation, and measuring the voltage. [1] It is widely used as a technology of low energy efficient, and Power consumption in CMOS circuits game The square of the supply voltage. However, in the semi-depth micro meter process technologies, has raised the problems of noise interference Difficulty in design -and - efficient reliable microelectronic Systems, and therefore, design techniques to improve the noise

Tolerance has developed a large scale [2] - [8]. Aggressive low energy technology, referred to as the voltage across the dimensioning (VOS), and aim to reduce the supply voltage out critical supply voltage without sacrificing productivity. However, VOS lead to a sharp deterioration in the signal to noise ratio, Ratio (SNR). My novel noise tolerant (ANT) The combination of technology VOS main block with low resolution Copy (RPR), who is struggling with software bugs effectively, while Achieve significant energy savings. Some ANT deformation The designs presented in [5] - [9] The design concept is ANT Extended system level. However, the design of RPR ANT is intended, and that is not easy Adopted and repeatedly. RPR designs

in ANT designs can work on Too fast, but the hardware complexity is also Complex as shown in Figure 1. As a result, the design RPR ANT design design is still the most popular because of its Simplicity. However, with the adoption of RPR must still pay In the additional area and power consumption. In this work, We also suggest an easy way by using a fixed-width RPR To replace the block RPR full width. The use of a fixed width RPR, a miscalculation can be corrected with low Energy consumption and low overhead region. we use Probability and statistics, and a partial

analysis of the product weight Finding a company about compensation for greater accuracy RPR design. In order not to increase the critical path delay, Restricting compensation circuit in the RPR should not be Located on the critical path. As a result, we can achieve ANT is designed with the small area of the circle, low power Consumption, supply voltage and less critical




Fig 1. ANT architecture [2].

ANT MULTIPLIER DESIGN PROPOSED USING A FIXED-WIDTH RPR

In this paper, we have proposed, and the width RPR-fixed Rip place a total width of blocks RPR ANT design [2], It is shown in Figure 2, which can not only provide the highest Account accuracy, low power consumption, low Above the area of the RPR, but also carried out with high SNR, The effective area and the tension of the lower layer sup operation and low power consumption to achieve more ANT architecture. We demonstrate our wide design based on RPR fixed ANT multiplier.

Avanthi Institute of Engg. & Tech
Gunthanelly (V), Abdullapurmet (Mdl), R.R. Dist.

Constant width designs usually DSP applications applied to prevent the




Fig.2. Proposed ANT Architecture with fixed width RPR.



Fig.3 16-bit ANT multiplier is implemented with the 8-bit fixed width RPR redundancy block.

growth of countless little



To show. Court n bits least significant bit (LSB) output is popular solution for the construction of a fixed width with n bits DSP. The inputs and outputs n bits. Hardware complexity and power DSP consumption of a fixed width is usually about half One full length. However, truncated LSB results pane In rounding error, you need to compensate specifically. Many of Arts offer to reduce truncation Error correction with the value of continuing with the correct variable Value. The complexity of the circuit to compensate for a fixed The corrected value can be simpler than the variable Correction value. However, approaching the correct

variable Usually more accurate, method of compensation is truncation error compensation between longitudinally Multiplier and fixed-width multiplier. However, in RPR has a fixed width of the multiplier ANT, compensation A mistake we have to correct is the general truncation error MSDP mass. On the contrary, we have a method of compensation for truncation error compensation between longitudinally MSDP multiplier and fixed-width multiplier RPR. Currently, there are a lot of fixed width multiplier Designs applied to the complications of full width. However, there It is not yet fixed width design RPR applied to the ANT multiplexed designs. To achieve more accurate Error Compensation, which offset truncation error with variable correction value. Error building compensation circuit especially the use of terms of partial products With more weight in less than a big slice. The The algorithm error compensation benefits from the possibility, Statistics, linear regression analysis to find The approximate amount of compensation [16]. To save the hardware Complexity, partial compensation carriers Product What has the greatest weight in less than a big slice And it is injected directly into the fixed RPR offer, which does not Need more logic gates compensation [17]. For more with less Error compensation, but must also take into account the impact of Truncated with the second most important

PRINCIPAL
Avanthi Institute of Engg. & Tech
Guntur (V), Andhra Pradesh

bits products Error compensation. We propose a compensation error Circuit using the simple vector corrected minor tickets He remained offset error. In order not to increase critical path delay, and we are in a position Compensation Service in noncritical path of RPR fixed width. Compared to RPR complete design introduced in [15] and proposed a fixed width RPR multiplier leads not only with high SNR but also Circuits with low area and low power consumption. An error in the static screen proposed correction vector minutes ANT design highlighted in the design, function RPR To correct the errors that occur at the start and MSDP Maintaining the SNR of the entire system during cutting supplies Aalkahrby effort. If a fixed-width RPR is used to ANT Architecture, and it went for a smaller circuit area and power Consumption, but also accelerate the speed of calculation, Compared to traditional total length of the RPR. But nevertheless, We need huge compensation truncation error due to cut Stop many hardware elements of the MSDP LSB. At MSDP n bits ANT POV-multiplier and the Crown group, two for And it can be expressed in a signed n-bit input X and Y as he (/ 2 N) all Baugh- bit width and partial Crown unsigned product Group can be divided into four sub-groups, which are the most A large part (MSP), correct input vector [ICV (SS)].

RESULTS:




PRINCIPAL
 Avanthi Institute of Engg. & Tech.
 Gunthapally (V), Abdullapurmet (Md), R.R. Dist.

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps	2,000,000 ps
clk	1						
rst	0						
q[1:0]	0000000001			0000000011			
y[1:0]	0000000000			0000000000			
q[31:0]	0000000000			0000000000			
y[31:0]	0000000000			0000000000			
q[11:0]	0000000000			0000000000			
y[11:0]	0000000000			0000000000			
q[5:0]	000000			000000			
y[5:0]	000000			000000			

CONCLUSION

In this paper, it is to introduce the concept of tolerance in error VLSI design. A new species of snake, and the snake error tolerant, That sells a certain amount of Milan-pastor of the importance of Save energy and improve performance, and propose. Wide comparisons with conventional digital hoses It was shown that the proposed multiplier exceeded Traditional power consumption and speed snakes Performance. Potential applications for the fall of the multiplier Especially in areas where there are no strict requirements Accuracy or where ultra-low power consumption and high speed Accuracy is more important than performance. One An example of these applications in the application of DSP portable devices such as mobile phones and laptops.

REFERENCES

- [1]B. Melvin, "Let's think analog," in Proc. IEEE Com-put. Soc. Annu.Symp. VLSI, 2005, pp. 2–5.
- [2]International Technology Roadmap for Semiconductors [Online].Available: <http://public.itrs.net>.

[3]B. Melvin and Z. Haiyang, "Error tolerance and multimedia," in Proc. 2006 Int. Conf. Intell. Inf. Hiding and Multimedia SignalProcess., 2006, pp. 521–524.

[4]M. A. Breuer, S. K. Gupta, and T. M. Mak, "Design and error tolerance in the presence of massive numbers of defects," IEEE Des. Test Comput., vol. 24, no. 3, pp. 216–227, May-Jun. 2004.

[5]M. A. Breuer, "Intelligible test techniques to support error-tolerance," in Proc. Asian Test Symp., Nov. 2004, pp. 386–393.

[6]K. J. Lee, T. Y. Hsieh, and M. A. Breuer, "A novel testing methodology based on error-rate to support error tolerance," in Proc. Int. Test Conf., 2005, pp. 1136–1144.

[7]S. Chong and A. Ortega, "Hardware testing for error tolerant multimedia compression based on linear transforms," in Proc. Defect and Fault Tolerance in VLSI Syst. Symp., 2005, pp. 523–531.

[8]H. Chung and A. Ortega, "Analysis and testing for error tolerant motion estimation," in Proc. Defect and Fault Tolerance in VLSI Syst. Symp., 2005, pp. 514–522.

[9]H. H. Kuok, "Audio recording apparatus using an imperfect memory circuit," U.S. Patent 5 414 758, May 9, 1995.

[10]T. Y. Hsieh, K. J. Lee, and M. A. Breuer, "Reduction of detected acceptable faults for yield improvement via error tolerance," in Proc. Des., Automation and Test Eur. Conf. Exhib., 2007, pp. 1–6.

[11]V. Palem, "Energy aware computing through probabilistic switching: A study of limits," IEEE Trans. Comput., vol. 54, no. 9, pp. 1123–1137, Sep. 2005.

[12]S. Cheemalavagu, P. Korkmaz, and K. V. Palem "Ultra low energy computing via

probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship," in Proc. 2004 Int. Conf. Solid State Devices and Materials, Tokyo, Japan, Sep. 2004, pp.402–403.

[13]P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, "Advocating noise as an agent for ultra-low energy computing: Probabilistic complementary metaloxide semiconductor devices and their characteristics," Jpn. J. Appl. Phys., vol. 45, no. 4B, pp. 3307–3316, 2006. [14]E. Stine, C. R. Babb, and V. B. Dave, "Constant addition utilizing flagged prefix structures," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2005.

[15]L.-D. Van and C.-C. Yang, "Generalized low-error area efficient

fixed width multipliers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 25, no. 8, pp. 1608–1619, Aug. 2005.

[16]Lehman and N. Burla, "Skip techniques for high-speed carry propagation in binary arithmetic units," IRE Trans. Electron. Comput., vol. EC-10, pp. 691–698, Dec. 1962.

[17]O. Bedrij, "Carry select adder," IRE Trans. Electron. Comput., vol. EC-11, pp. 340–346, 1962.

[18]O. MacSorley, "High speed arithmetic in binary computers," IRE Proc., vol. 49, pp. 67–91, 1961.

[19]Y. Kiat Seng and R. Kaushik, Low Voltage, Low-Power VLSI Subsystems. New York: McGraw-Hill, 2005.



PRINCIPAL
Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

A Novel Programmable 16 Bit ALU Using Vedic Multiplier and Kogge-Stone Adder

Mr.B.Venkateshwarlu *

Dr. S. Kishore Reddy **

Dr G Sai Kumar***

Abstract

** M.Tech Student,
VLSI design ,ECE,Avanathi
institute of engineering and
technology*

Significant contributions have been made in the literature towards the design of arithmetic units, however, there are not many efforts directed towards the design of 16 bit ALU. In this paper, a novel programmable 16 bit ALU using Vedic multiplier and Kogge-Stone adder is presented and verified, and its implementation in the design Arithmetic Logic Unit is demonstrated. Then, implementations of 16 bit Kogge-Stone adders, Vedic multiplier are analysed and compared in terms of delay. The performance characteristics analysis is carried out in Xilinx environment

Keywords:

Vedic Adder;
Koggestone Adder;
Wallace tree multiplier;
Fourth keyword;
Fifth keyword.

Author correspondence:

1. Introduction

Vedic Sutras apply to and cover almost every branch of Mathematics. They apply even to complex problems involving large number of mathematical operations. Application of the Sutras saves a lot of time and effort in solving the problems, compared to the formal methods presently in vogue. Though the solutions appear like magic, the application of the Sutras is perfectly logical and rational. The computation made on the computers follows, in a way, the principle suddenly in the Sutras. The Sutras provide not only methods of calculation, but also ways of thinking for their application

Application of the Sutras improves the computational skills of the learners in a wide area of problems, ensuring both speed and accuracy, strictly based on logical reasoning. Application of the Sutras to specific problems involves rational thinking, which, in the process, helps improve intuition that is the bottom-line of the mastery of the mathematical geniuses of the past and the present such as Aryabhata, Bhaskaracharya, Srinivasa Ramanujan, etc. Multiplier implementation using FPGA has already been reported using different multiplier architectures but the performance of multiplier was improved in proposed design.

What we call "Vedic mathematics" is comprised of sixteen simple mathematical formulae from the Vedas.

1. Ekadhikena Purvena
2. Nikhilamnavathasaramam Dasatah
3. UrdhvaTiryagbhyam
4. Paravartya Yojayet

** Assistant Professor, ECE dept, Avanathi institute of engineering and technology, Hyderabad
Kishoreddy416@gmail.com

*** Assistant Professor, ECE dept, Avanathi institute of engineering and technology, Hyderabad



PRINCIPAL

Avanathi Institute of Engg. & Tech
Guntur (T), Andhra Pradesh (Mdl), R.R. Dist.

5. SunyamSamyaSamuccaye
6. AnurupyeSunyamanyat
7. SankalanaVyavakalanabhyam
8. Puranapurabhyam
9. CalanaKalanabhyam
10. EkanyunenaPurvena
11. Anurupyena
12. Adyamadyenantyamantyena
13. YavadunamTavadunikrtyaVargancaYojayet
14. AntyayorDasakepi
15. Antyayoreva
16. GunithaSamuccayah

Different Types of Multipliers:

An efficient multiplier should have following characteristics:-

Accuracy: A good multiplier should give correct result.

Speed: Multiplier should perform operation at high speed.

Area: A multiplier should occupy less number of slices and LUTs.

Power: Multiplier should consume less power.

Multiplication process has three main steps

Partial product generation.

Partial product reduction.

Final addition

For the multiplication of an n-bit multiplicand with an m-bit multiplier, m partial products are generated and product formed is n + m bits long. Here we discuss about four different types of multipliers which are

Combinational multiplier.

Wallace tree multiplier.

Array multiplier.

Sequential multiplier

2. Design & Implementation Block Diagram Of The Proposed Design




Figure 1. an 8 bit Vedic multiplier

DESCRIPTION:

Multiplication is the process of adding a number of partial products. Multiplication algorithms differ in terms of partial product generation and partial product addition to produce the final result. Higher throughput arithmetic operations are important to achieve the desired performance in many real time signal and image processing applications. With time applications, many researchers have tried to design multipliers which offer either of the following: low power consumption, high speed, regularity of layout and hence less area or even grouping of them in multiplier.

Complex number arithmetic computation is a key arithmetic feature in modern digital communication and optical systems. Many algorithms based on convolutions, correlations, and complex filters require complex number multiplication, complex number division, and high-speed

inner-products. Among these computations, complex number multipliers and complex number inner-products are becoming more and more demanded in modern digital communication, modern optical systems, and radar systems.

Multiplication is an essential operation for high speed hardware implementation of complex number computation. To compute the product of two complex numbers, the conventional method is to use four binary multiplications, one addition, and one subtraction.

$A = A_r + jA_i$, AND $B = B_r + jB_i$,

Multiplication of A and B is given by

$AXE = ARB_r - A_iB_i + j(A_rB_i + A_iB_r)$

The paper is organized as follows. In section 2, Vedic multiplication method based on Urdhava Tiryakbhyam sutra is discussed. Section 3 deals with the design of the above said multiplier. Section 4 summarizes the experimental results obtained, while section 5 presents the conclusions of the work.

While implementing complex number multiplication, the multiplication system can be divided into two main components giving the two separate results known as real part (R) and imaginary part (I).

$$R + j I = (A + j B) (C + j D)$$

Gausses algorithm for complex number multiplication gives two separate equations to calculate real and imaginary part of the final result. From equation (1) the real part of the output can be given by $(AC - BD)$, and the imaginary part of the result can be computed using $(BC + AD)$. Thus four separate multiplications and are required to produce the real as well as imaginary part numbers.

Multiplication process is the critical part for any complex number multiplier design. There are three major steps involved for multiplication. Partial products are generated in first step. In second step partial product reduction to one row of final sums and carries is done. Third and final stage adds the final sums and carries based on Radix-4 modified Booth algorithm consists of two main blocks known as MBE (Modified Booth Encoding) and partial product generator as shown in Fig. Wallace Tree CSA structures have been used to sum the partial products in reduced time. In this regard, combining both algorithms in one multiplier, we can expect a significant reduction in computing multiplications

KOGGESTONE ADDER

KSA is a parallel prefix form carry look ahead adder. It generates carry in $O(\log n)$ time and is widely considered as the fastest adder and is widely used in the industry for high performance arithmetic circuits. In KSA, carries are computed fast by computing them in parallel at the cost of increased area.

Theory:

The complete functioning of KSA can be easily comprehended by analyzing it in terms of three Distinct parts:

1. Pre processing:

This step involves computation of generate and propagate signals corresponding to each pair of bits in A and B. These signals are given by the logic equations below:

$$p_i = A_i \text{ xor } B_i$$

$$g_i = A_i \text{ and } B_i$$

2. Carry look ahead network:

This block differentiates KSA from other adders and is the main force behind its high Performance. This step involves computation of carries corresponding to each bit. It uses group propagate and generate as intermediate signals which are given by the logic

Equations below:

$$P_{i:j} = P_{i:k+1} \text{ and } P_{k:j}$$

$$G_{i:j} = G_{i:k+1} \text{ or } (P_{i:k+1} \text{ and } G_{k:j})$$


PRINCIPAL
Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

3. Post processing

This is the final step and is common to all adders of this family (carry look ahead). It involves computation of sum bits. Sum bits are computed by the logic given below:

$$S_i = p_i \text{ xor } C_{i-1}$$

Illustration

The working of KSA can be understood by the following Fig. 1 which corresponds to 4-bit KSA. 4-bit KSA is shown for simplicity.

Layout

The complete layout is shown in Fig. 6. Technology used was AMS 0.35um c35b4. Layout was done using Cadence Virtuoso Layout Editor. The DRC and LVS runs were successfully done.




Figure 2. AMS 0.35 um *Layout*

3. SIMULATION RESULTS

Following specifications were achieved:

- Max frequency = 374.94 MHz
- Area = 440 μm X 300 μm = 0.132 mm^2
- Power = 460

We designed and implemented 8 bit Kogge-Stone Tree Adder that operates at 375 MHz(f_{max}) and complete layout takes an area of 440 X 300 μm^2 .




Figure 3. *Kogge Stone Adder*

PRINCIPAL
Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

LOGIC UTILIZATION:	RCA	CLA	CSA
NO.OF SLICES	96	72	108
NO.OF 4 INPUT LUT'S:	128	128	192
NO.OF BONDED IOB'S	200	200	200
DELAY	96.686ns	96.686ns	88.092ns

Table 1. *Synthesis report*

CONCLUSION

The design has been made to reduce the propagation delay With 25% compared to existing multiplier. The propagation delay for proposed 8-bit Vedic multiplier is found to be 80ns. There complex numbers is much more efficient than compared with Vedic multiplier and execution time will be speed.

These paper presents a highly efficient method of multiplication-UrdhvaTiryakhyama based sutra on Vedic mathematics. It is a method for hierarchical multiplier design offered by Vedic methods. The computational path delay for proposed 8 x 8 bit Vedic multiplier is much more efficient than array and booths multiplier in terms of execution time. An awareness of Vedic mathematics can be efficiently increased if it is included in engineering education.

REFERENCES

- 1) Prabisaha, Arindam Banerjee, Partha Bhattacharyya, AnupDandapat, "High speed ASIC design of complex multiplier using vedic mathematics" , Proceeding of the 2011 IEEE Students' Technology Symposium 14-16 January, 2011, IITKharagpur, pp. 237-241.
- 2) ShamsiahSuhaili and Othman Sidek, "Design and implementation of reconfigurable alu on FPGA", 3rd International Conference on Electrical & Computer Engineering ICECE 2004, 28-30 December 2004, Dhaka, Bangladesh, pp.56- 59.
- 3) SumitVaidya and Deepak Dandekar, "Delay-power performance comparison of multipliers in vlsi circuit design", International Journal of Computer Networks& Communications (IJCNC), Vol.2, No.4, July 2010, pp.47-56.
- 4) P. Mehta, and D. Gawali, "Conventional versus Vedic mathematical method for Hardware implementation of a multiplier," in Proceedings IEEE International Conference on Advances in Computing, Control, and Telecommunication Technologies, Trivandrum, Kerala, Dec. 28- 29, 2009, pp. 640-642.
- 5)J. S. S. B. K. T. Maharaja, Vedic mathematics, Delhi: MotilalBanarsidass Publishers Pvt Ltd,(2010).
- 6) Prabisaha, Arindam Banerjee, Partha Bhattacharyya, AnupDandapat, "High speed ASIC design of complex multiplier using vedic mathematics" , Proceeding of the 2011 IEEE Students' Technology Symposium 14-16 January, 2011, IITKharagpur, pp. 237-241.
- 7) ShamsiahSuhaili and Othman Sidek, "Speed Comparison of 16x16 Vedic Multipliers ICECE 2004, 28-30 December 2004, Dhaka, Bangladesh, pp.56-59.
- 8) SumitVaidya and Deepak Dandekar, "Delay-power performance comparison of multipliers in vlsi circuit design", International Journal of Computer etworks& Communications (IJCNC), Vol.2, No.4, July 2010, pp.47-56.



PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

Intelligent Access Control System For Safety In Industries

Mr.M.Bharath kumar*

Dr. S. Kishore Reddy**

Dr G Sai Kumar***

Abstract

**M.Tech Student,
Embedded Systems
,ECE,Avanthi institute of
engineering and technology*

Keywords:

Rasperry Pi;
Clarifai;
Camera face detection;
Helmet ;
Glasses,Gloves.

Industrial hazard may be defined as any condition produced by industries that may cause injury or death to personnel or loss of product or property. Safety in simple terms means freedom from the occurrence of risk or injury or loss. Industrial safety refers to the protection of workers from the danger of industrial accidents. In some industries it is necessary for the workers to wear safety helmets and shoes while working. So to check weather workers are taking safety precautions or not we are proposing this system. We can train our classifier to identify helmet and safety shoes with clarifai API. There will be video streaming near the entry of the industries where we can detect if person is wearing a helmet and shoes. If he is wearing them then the door will be open, if he is not wearing them we can restrict this entry and we can warn him to wear by giving desired warnings through speakers..

Author correspondence:

1. Introduction

In the United States, numerous individuals work at jobsites under risky conditions, and thousands lose their lives each year. All things considered, the U.S. development industry experiences the high-est number of fatalities among all enterprises, i.e., one out of five specialist passings in private industry in 2014 were in development [35]. To place this into viewpoints, the quantity of laborer passings in development (9,836 out of 2005-2014) is even 44% more than the American war and military tasks fatalities (6,830 out of 2001-2014) in the previous decade [8]. Enormous misfortune has jumped out at the specialists' families, the industry, and the country: the normal of deadly word related wounds in development would speak to lost \$5.2 million [27]. To secure the country's development workforce, techniques to enhance wellbeing performance estimation on building destinations is of principal significance [17]. The causes of the construction site fatalities include falls, slips, being struck by objects, electrocution, and being caught in/between objects [25]. And falls to a lower level are the leading hazards that have caused construction fatalities, accounting for one third of work deaths on construction sites [6]. In most of the fall incidents, the workers fall from heights and hit their heads on hard floors. In one study that investigated the number of construction fatalities and the use of safety equipment, the results showed that 47.3% of fatally injured victims either had not used safety equipment (e.g., helmet, guard rails, etc.) or had not used them properly [1]. Since the head is the most critical area of a human body and is the most vulnerable to an impact that could cause serious injury or death, the use of a protective helmet in construction work is required. However, the construction workers would not always follow the Occupational Safety and Health Administration (OSHA) regulations to wear head protection (e.g., helmet) whenever OSHA regulations require that they do so (e.g., under conditions of elevation). Therefore, methods to improve safety performance measurement on construction sites is of

paramount importance [17]. Considering the large and increasing number of construction projects that are being conducted in the U.S. [7], there is a growing necessity of developing innovative methods to automatically monitor the safety for the workers at construction sites. Thanks to the widespread use of mobile sensors and new emerging sensor technologies, as well as the availability of data on various aspects of job bidding, construction equipment usage, and other data-driven applications, visual data surveillance on construction sites is exploding, and we have entered the era of big data construction. Surveillance of construction safety is now becoming more data driven [8]. In this paper, we aim to automatically detect the uses of construction helmets (e.g., whether the construction worker wears the helmet or not) by analyzing the construction surveillance images. Based on the collected images, we first detect the object of interest (i.e., construction worker) and further analyze whether the worker wears the helmet or not, by using computer vision and machine learning techniques. Detection of a construction worker with or without a safety equipment (i.e. helmet) in construction surveillance images leads to identification of safety violations. Figure 1 shows two cases, where figure 1 (a) illustrates the positive example (construction worker with helmet) and Figure 1 (b) indicates the negative example (construction worker without helmet). In this paper, to automatically detect helmet uses for construction. Afterwards, the combination of color-based and Hough Transform feature extraction techniques is applied to detect helmet uses for the construction worker.

This work is innovative, in that it combines the emerging computer vision and machine learning techniques to create a collaborative platform for construction safety performance measurement that helps to reduce construction worker fatalities and serious injuries caused by falls to a lower level. The prototype developed in the paper is a first-of-its-kind system that allows the stakeholders (e.g., contractors, architects, engineers, builders and owner representatives) to monitor and detect the uses of helmets on construction sites.

The rest of this paper is organized as follows. Section II discusses the related work. Section III introduces the developed system architecture and Section IV describes the proposed method in detail. Section V systematically evaluate the performance of our proposed method. Finally, Section VI concludes.

2. Research Method (12pt)

I. RELATED WORK

Construction Worker Detection

The first step of our work is construction worker detection from the collected construction surveillance images. The problem of human (e.g., construction worker) detection is to automatically locate people in an image or video sequence, which has been actively investigated in the past decade. Human detection has variety of applications such as video-based surveillance, automatic tagging in visual content management, autonomous driving [23], etc. The problem of human detection has many challenges associated with it. The non-rigid nature of the human body produces numerous possible poses. It is also challenging to model simultaneously view (orientation) and size variations arisen from the change of the position and direction (e.g. tilt angle) of the camera. Unlike other types of objects, humans can be clothed with varying colors and texture, which adds another dimension of complexity. Furthermore, a significant percentage of scenes, such as urban environments, contain substantial amounts of clutter and occlusion [30].

Currently, the most prevalent approaches presented in the literatures are the detector-style methods, in which detectors are trained to search for humans within an image or video sequence over a range of scales. A number of these methods use global features such as Histogram of Oriented Gradient (HOG) descriptor [7], edge templates [12], while others build classifiers based on local features such as SIFT-like descriptors [22], Haar wavelets [36], and SURF-like descriptors [16]. Another family of approaches model humans as a collection of parts [21], [28], [31]. Typically this class of approaches relies on a set of low-level features which produce a series of part location hypotheses. Subsequently, inferences are made with respect to the best assembly of existing part hypotheses. Approaches such as AdaBoost have been used with some degree of success to learn body part detectors such as the face [37], hands, arms, legs, and torso [21], [29]. A considerable amount of works have also focused on shape based detection. Zhao et al. [41] used a neural network that was trained on human silhouettes to verify whether the extracted silhouettes correspond to a human subject. However, a potential disadvantage of this method resides in the fact that they relied on depth data to extract the silhouettes. Others, such as Davis et al. [42] have also attempted to make use of shape-based cues by comparing edges to a series of learned models. Wu et al. [39] have proposed learning human shape models and representing them via a Boltzmann distribution in a Markov Field.

Although a number of these methods have proved to be successful in detecting humans in the images, we have considered HOG descriptors because of their simple structure and high performance in human (e.g., construction worker) detection.

Avanthe Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

Helmet Use Detection

The literature of helmet use detection is very limited. It is considerably a new topic in computer vision and machine learning. Majority of the works focused on using color information for helmet detection. Du et al. [10] described a combined machine learning and image processing approach for helmet detection in video sequences. In their framework, there were three major parts: the first was the person's face detection based on Haar-like face features [20]; the second was the motion detection and skin color detection used to reduce the false alarms of faces; the third was the helmet detection using the color information above the face regions. For both the face detection and the helmet detection, they used the YCbCr [19] and HSV [32] color spaces. In a similar work, Park et al. [26] exploited HOG features for human body detection and subsequently used color histograms for helmet detection. In another work, Wen et al. [38] proposed a circle detection method called Modified Hough Transform for helmet detection for ATM's surveillance systems.

In this work, we will explore to combine color-based and Circle Hough Transform (CHT) feature extraction techniques in order to develop a more robust and accurate helmet use detection system.

II SYSTEM ARCHITECTURE

The overall system architecture for helmet use detection for construction safety is performed based on the construction surveillance images, which consists of three major components: image segmentation, object of interest (i.e., construction worker) detector, and helmet use detector, as illustrated in Figure 2.



Image Segmentation: For the collected images, a semantic image segmentation algorithm, such as Gaussian Mixture Model (GMM), is first applied to partition each of the relevant construction surveillance images into a set of object regions (e.g., scaffold, roof, sky, worker, etc).

Object of Interest Detector: After image segmentation, in order to recognize whether the segment object regions are construction workers, Discrete Cosine Transform (DCT) is computed to extract the frequency domain information from the spatial domain image, and then Histogram of Oriented Gradient (HOG) features are drawn from the DCT coefficients. Resting on these features of the segmented regions, supervised classifier (i.e., Support Vector Machine (SVM) with linear kernel) is applied to detect whether there's construction worker in the image. (See Section IV-B for detail.)

Helmet Use Detector: After detecting the object of interest (i.e., construction worker in our application), a combination of color-based and Circle Hough Transform (CHT) feature extraction techniques is applied for helmet use detection. (See Section IV-C for detail.)

III PROPOSED METHOD

Problem Definition

Based on the collected construction surveillance images after image segmentation (in our application, we use Gaussian Mixture Model (GMM) for image segmentation, we represent our dataset.

The helmet detection problem can be specified as follows: given a dataset D as defined above, assign a label y (i.e., *human* or *non-human*) to an input image x through a classifier f ; for the images with *human* labels, further assign a label z (i.e., *with helmet* or *without helmet*) to each of them. Accordingly, in this paper, the proposed method can be divided into two steps: (1) construction worker detection, and (2) helmet use detection. In the first step, Discrete Cosine Transform (DCT) is used to extract frequency domain information from the segmented images and then Histogram of Oriented Gradient (HOG) features are extracted from the DCT coefficients. To predict whether construction worker is included in the image, the state-of-the-art supervised classifier Support Vector Machine (SVM) with linear kernel is used. After detecting the objects of interest (i.e., construction worker in our application), a combination of color-based and Circle Hough Transform (CHT) feature extraction techniques is exploited. Based on the color and shape information, the proposed method detects whether the construction worker wears helmet or not.

Construction Worker Detection

Discrete Cosine Transform: The Fourier transform decomposes a signal into its sine (imaginary) and cosine (real) components. The real part of the transform actually forms the Discrete Cosine Transform (DCT). The equation of the Discrete Cosine Transform (DCT) is given by:

PRINCIPAL
Teçh
Guntur (V), Andhra Pradesh (India), P.R. Dist.

2D-DCT given by [24] is. This transform is used to compute the projection of an image into the orthogonal basis of cosine functions, resulting in a set of coefficients that represents the image in the real part of the spectral domain. In an image, a huge portion of signal energy lies in the low frequencies which appear in the upper left corner of corresponding DCT. From DCT of an image, distribution of energies in frequency domain can be found. This distribution should be different for human and non-human segments. Using Histogram of Oriented Gradient (HOG), this difference in distribution is further measured.

Histogram of Oriented Gradient: The Histogram of Oriented Gradient (HOG) h




Fig. 3: HOG implementation scheme

human detector is one of the most popular and successful “human detectors”. It was introduced by Dalal and Triggs in [7]. HOG uses a “global” feature to describe a human rather than a collection of “local” features. This means that the entire human is represented by a single feature vector, as opposed to many feature vectors representing smaller parts of the human. HOG human detector uses a sliding detection window which is moved around the image. At each position of the detector window, a HOG descriptor is computed for the detection window. This descriptor is then shown to a trained classifier, which classifies it as either “human” or “non-human”.

In this paper, HOG features are computed for the 128x128 detection window. First, the gradient vector is computed at each pixel (both magnitude and angle) for this image segment. This 128x128 image segment is then divided into 16x16 blocks with 50% overlapping. Further, each block is divided into four 8x8 cells. Then, the gradient vectors in each cell are put in a 9-bin (0-180 degrees) histogram. Note that $L2$ normalization method is used for normalizing the histogram to make it invariant to the illumination change. To further illustrate, the 128x128 pixel detection window is divided into 15 blocks horizontally and 15 blocks vertically, for a total of 225 blocks. Each block contains 4 cells with a 9-bin histogram for each cell, for a total of 36 values per block. This brings the final vector size to 15 blocks horizontally

× 15 blocks vertically × 4 cells per block × 9-bins per histogram = 8,100 values. Figure 3 demonstrates the general HOG implementation scheme step by step.

3). *Support Vector Machine:* Support Vector Machine (SVM) is a method for the classification of both linear and nonlinear data [18]. It uses a nonlinear mapping to transform the original training data into a higher dimension. Within this new dimension, it searches for the linear optimal separating hyperplane (i.e., a “decision boundary” separating the data points of one class from another). With an appropriate nonlinear mapping to a sufficiently high dimension, data from two classes can always be separated by a hyperplane. The SVM finds this hyperplane using support vectors (“essential” training data points) and margins (defined by the support vectors). SVM can be of linear and non-linear kernels. In our application, we apply linear SVM to classify two classes (human and non-human) due to its high efficiency. The output of a linear SVM is $u = w \cdot x + b$, where w is the normal weight vector to the hyperplane and x is the input vector. Maximizing the margin can be seen as an optimization problem: where x is the training example and y is the correct output for the i_{th} training example.

Figure 4 shows the detection flow of the construction worker. After image segmentation, DCT coefficient matrix of an image is used instead of RGB image as the input to HOG features extraction scheme. Then, SVM classifier is trained with the HOG features extracted from human and non-human image blocks. Finally, this

Gunthapally (V), Abdullapurmet (MdI), R.R. Dist.

trained classifier is used to detect the object of interest (i.e., construction worker) in testing images. The implementation of the proposed construction worker detection method is given in Algorithm 1.




Fig. 4: Construction worker detection flow

Helmet Use Detection

Color-based Feature Extraction: After object of interest (i.e., construction worker) detection, we aim at searching for helmet use in the image segment to identify safety violation. In most of the construction surveillance images, it can be noticed that certain colors are most frequently used for helmets, such

Input: $D = \{x_i, y_i\}^n$: training image set of n training

Image samples; $D^T = \{X, Y\} = 1$: testing images set of n testing images samples.

Output: The labels of all testing images human or non human.

Train a SVM classifier $f(X)$ using n training image samples;

Partition images into a set of object regions ;

Partition images into a set of object regions ;

for each object region i do for each pixel (x, y) in i do

Using Eq. 1 to calculate 2D-DCT $D(u, v)$;

End Calculate HOG features x_i using DCT matrix of i ;

End Using the classifier $f(X)$ to detect construction worker in D ; Algorithm 1: The algorithm for construction worker detection.

as yellow, blue, red and white. Based on this observation, the proposed system is designed to recognize helmets made of these particular colors.

In the color-based feature extraction, threshold based color segment detection is used. For red and blue helmet detection, thresholds for only red and blue colors are set respectively. But for yellow color detection, thresholds for both red and green colors are required. Blue is not dominant as red and green in yellow color. Binary images are generated from red and green color planes using thresholds. Then common region in these two binary images is extracted, which belongs to yellow region. At last stage color information is retrieved for this region from the original RGB image. For white color detection, a common threshold for all three color components (red, green and blue) are used. Figure 5 shows an example of yellow color helmet detection using color-based feature extraction.

Our proposed algorithm searches for one of the four aforementioned color regions in the detected object of interest (i.e., construction worker) sequentially. Once it detects a particular color regions, it computes Hough Transform to find circles in those regions (introduced in the following section). If any circle is detected, it is considered as a helmet.

Circle Hough Transform: In general, Hough Transform is a voting scheme to detect certain shapes in images such as lines, squares, circles, etc. In fact, it is a feature extraction technique used in image analysis, computer vision, and digital image processing. The purpose of Circle Hough Transform (CHT) is to find possible circular shapes in images [40]. The circle candidates are produced by "voting" in Hough parameter space. Then the local maxima in a matrix of candidates is picked. If (a, b) is the center and r is the radius of a circle, then the circle can be defined by the following equation:



Fig. 5: Detection of helmet with yellow color

In CHT, at first the picture is changed over to paired (high contrast) utilizing an edge location system, for example, vigilant edge locator [9]. The subsequent stage is to discover a few points that are contender for the focuses of the circles for a given sweep. Presently if there are numerous radii (littler than the first) for that settled point, at that point there will be a few settled circles inside this circle. The framework proposed in this paper utilizes CHT to distinguish the hover shape around a cap. After shading based element extraction, it endeavors to discover hover shape in the picture section. First the slanting length d of the picture fragment is determined utilizing Pythagorean Theorem. At that point a level of the inclining length is considered as a scope of radii. Most extreme (R_{max}) and least (R_{min}) of this range are estimated utilizing the accompanying conditions:

$$R_{max} = \text{ceil}(0.80 \times d) \text{ -----(4)}$$

$$R_{min} = \text{ceil}(0.06 \times d) \text{ -----(5)}$$

where the qualities 0.80 and 0.06 for R_{max} and R_{min} are found experimentally. At that point, every one of the circles that fall inside R_{min} and R_{max} will be stamped. Figure 6 (a) demonstrates the separated shading district from the distinguished development specialist and (b) demonstrates the recognized hover of the cap in that section utilizing CHT. Figure 7 demonstrates the general stream of protective cap use identification.


Also, the execution of the proposed protective cap use recognition strategy is given in Algorithm 2.


3. Results and Analysis

In this section, it is explained the results of research and at the same time is given the comprehensive discussion. Results can be presented in figures, graphs, tables and others that make the reader understand easily [2], [5]. The discussion can be made in several sub-chapters.

3.1. Sub section 1

Sub section should be written without bold type. The result and analysis are presented by present form. Please avoid too many paragraph in this section.




PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

3.2. Sub section2

Sub section should be written without bold type. The result and analysis are presented by present form. Please avoid too many paragraph in this section.

IV. EXPERIMENTAL RESULTS AND ANALYSIS

In this segment, to experimentally approve the proposed strategy, we lead two arrangements of trials dependent on the gathered picture test set portrayed in Section V-A: (1) In the primary arrangement of investigations, we look at our proposed technique for human (i.e., development laborer) identification with the technique utilizing




Fig. 6: Helmet circle detected by CHT

HOG only; (2) In the second set of experiments, we further assess the effectiveness of our proposed helmet use detection method by comparison with the method merely using CHT

A. Experimental Setup

In data collection stage, the construction images are collected from different websites ([13],[14],[3],[4],[33],[34],[15], [5]). As manual image collection would be time-consuming, an image crawler is built to automatically collect images from a given site. We build up a crawler that separates the source codes from the URL of the site and looks for some catchphrases, fundamentally some picture augmentations like ".jpg", ".png" and so forth. At that point it removes the picture URL that contains the objective catchphrases, and download the relating pictures. The created crawler downloads every one of the pictures found in the given sites including both development pictures and some other pointless pictures. At information cleaning stage, the undesirable pictures are separated physically. Basically, around 10, 000 pictures are gathered. Subsequent to performing information

Fig. 7: Helmet use detection flow

cleaning, 1, 000 pictures are chosen for further investigations.

Input: $D_i = \{x_i, y_i, z_i\}^{n \times c}$: n_i image segments with detected construction worker (i.e., $y_i = human$ for each image i).

Output: The labels for the testing images: with or without helmet for each image in D_t do

Calculate d using Pythagorean Theorem; Calculate R_{min} and R_{max} ;

Apply color-based method to extract color region c ;

switch(c);

case "Yellow" ;

Compute CHT to find circles with radius r ;

if $r \in (R_{min}, R_{max})$ then

return "with-helmet";

end

case "Blue" ;

Compute CHT to find circles with radius r ;

if $r \in (R_{min}, R_{max})$ then

return "with-helmet";

end

case "Red" ;

Compute CHT to find circles with radius r ;

if $r \in (R_{min}, R_{max})$ then

return "with-helmet";

end

case "White" ;

Compute CHT to find circles with radius r ;

if $r \in (R_{min}, R_{max})$ then

PRINCIPAL
Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.


```

return "with-helmet";
end
default return "without-helmet";
end

```

Algorithm 2: The algorithm for helmet use detection

To prepare the classifier for human (i.e., development specialist) location, 354 human and 600 non-human example pictures are removed from the dataset. To set up this preparation set, in light of the gathered development pictures, Gaussian Mixture Model (GMM) is abused for picture division. Human examples are of various stances, as in building site pictures laborers are observed to be in various stances dependent on what they are doing. Non-human examples fundamentally involve development instruments, structures, rooftops, sky, and trees and so forth that are normally found in development pictures. For testing, we further gather 200 development pictures, 67 of which are labeled as "with-head protector", 83 are "without-cap" and 50 are labeled as "non-human". The gathered information is depicted in Table I. We assess the execution of various techniques utilizing the measures appeared Table II.

B. Evaluation of Construction Worker Detection

For human (i.e., development specialist) discovery, HOG features extricated from DCT coefficients of the pictures are sustained to the straight SVM classifier. We analyze our proposed strategy for human (i.e., development specialist) discovery with the technique utilizing HOG as it were. In view of the preparation informational collection with 354 human and 600 non-human picture fragments, we direct 10-folds cross approval for assessment. The outcomes appeared Table III and Figure 8 demonstrate that separating HOG highlights from DCT coefficients of the picture is progressively viable in human (i.e., development specialist) location than utilizing HOG as it were.




Fig. 8: ROC curves of different human detection methods

C. Evaluation of Helmet Use Detection

In this arrangement of tests, we further assess the performance of the proposed protective cap use location strategy. After the location of object of intrigue (i.e., development laborer), the blend of shading based and Circle Hough Transform (CHT) include extraction methods is connected to identify head protector utilizes for the development specialist. In view of the 200 testing pictures (67 of which are labeled as "with-protective cap", 83 are "without-head protector" and 50 are labeled as "non-human"), we contrast our proposed technique and the strategy utilizing CHT as it were. The exploratory outcomes appeared Table IV and V exhibit that mix of shading based and CHT highlight extraction procedures beats utilizing CHT just in protective cap use identification. As same human identification calculation is utilized in the two cases, precision rates in recognizing human and non-human are same. Subsequent to recognizing human articles (i.e., development specialists), as appeared Table V, in distinguishing protective cap, the ace presented technique gives better exactness (79.1%) than the standard (67.16%); in addition, the proposed strategy is progressively effective in identifying the instance of development laborer without head protector with 84.34% precision, while for benchmark strategy it is just 45.78%. CHT attempts to locate every conceivable hover in the picture, while consideration of shading data expands the precision of recognition of the nearness of the head protector. Without the shading data, it neglects to recognize round protective cap and human head as roundabout shape. That clarifies the purpose for the enormous distinction in distinguishing the instance of development specialist without head protector.

Avanthe Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

TABLE IV: Comparisons of different helmet use detection methods

Method	ACC(%)
CHT(baseline)	61.0
Color +CHT(proposed)	81.0

4. Conclusion (10pt)

In this paper, a novel methodology is proposed for programmed de-tection of protective cap utilizes for development security utilizing PC vision and machine learning procedures. The proposed framework has two noteworthy parts: one section joins recurrence area data of the picture with a famous human identification algorithm HOG for human (i.e., development laborer) location; the other part works for head protector use recognition consolidating shading data and Circle Hough Transform (CHT).

As of now, our framework can identify head protectors made out of some specific hues, for example, yellow, blue, red, and white. As an expansion of this work, we mean to make the framework versatile to recognize head protectors with different hues. In future, the framework will be made well equipped for separating between typical top and protective cap, as the proposed framework demonstrates low execution for this situation. Additionally, we intend to apply some profound learning procedures for enhancing the general precision of the framework. Likewise, applying chest area looking calculation as opposed to distinguishing entire human as object of intrigue can enhance the protective cap recognition exactness.

Acknowledgement: The authors would like to acknowledge the contributions of the National Institute for Occupational Safety and Health (NIOSH) in providing constructive comments at various stages of this study.

Disclaimers: The findings and conclusions in the report are those of the authors and do not necessarily represent the views of the National Institute for Occupational Safety and Health (NIOSH). Mention of company names or products does not imply endorsement by NIOSH.

References

REFERENCES

- [1] Y.-S. Ahn, J. F. Bena, and A. J. Bailer. Comparison of unintentional fatal occupational injuries in the Republic of Korea and the United States. In *Injury Prevention*, Vol. 10(4), 199-205, 2004.
- Bureau of Labor Statistics. Safety and health dangerous jobs. Compensation and Working Conditions. In <http://www.bls.gov/iif/oshwc/cfar0020.pdf>, 1997.
- Can Stock Photo. Roofing stock photos and images. In <http://www.canstockphoto.com/images-photos/roofing.html>
- Can Stock Photo. Roofing stock photos and images. In <http://www.canstockphoto.com/images-photos/roofing.html#start:75>
- Can Stock Photo. Roofing stock photos and images. In <http://www.canstockphoto.com/images-photos/roofing.html#rows:200>
- Center for Construction Research and Training. *The Construction Chart Book: The U.S. Construction Industry and Its Workers*. 5th edition ed. 2013, Silver Spring, MD:CPWR.
- [7] N. Dalal, and B. Triggs. Histograms of oriented gradients for human detection. In *CVPR*, 2005.
- [8] DeBruyne, N.F. and A. Leland. *American War and Military Operations Casualties: Lists and Statistics 2015*. In Congressional Research Service, 2015.
- [9] L. Ding, and A. Goshtasby. On the Canny edge detector. In *Pattern Recognition*, Vol. 34(3), 721-725, 2001.
- [10] S. Du, M. Shehata, and W. Badawy. Hard hat detection in video sequences based on face features, motion and color information. In *3rd International Conference on Computer Research and Development (ICCRD)*, Vol. 4, 2011.
- [11] J. Gavin. 2015 Construction Outlook: An Economic Recovery Finds Its Footing, 2015.
- [12] D. Gavrilu. Pedestrian detection from a moving vehicle. In *ECCV*, Vol. 2:37-49, 2000.
- Getty Images. Construction images. In <http://www.gettyimages.com/search/more-like-this/91988434?assettype=image&excludenudity=true&family=creative&license=rf&sort=best>
- [14] Getty Images. Construction images. In <http://www.gettyimages.com>
- Getty Images. Roof construction pictures and images. In <http://www.gettyimages.com/photos/achillestarace?excludenudity=true&mediatype=photography&page=1&phrase=roof%20construction&sort=mostpopular>
- [16] O. Hamdoun, F. Moutarde, B. Stanculescu, and B. Steux. Person re-identification in multi-camera system by signature based on interest point descriptors collected on short video sequences. In *ICDSC*, 2008.
- [17] Jaselskis, E.J., S.D. Anderson, and J.S. Russell. Strategies for achieving excellence in construction safety performance. In *Journal of Construction Engineering and Management*, 122(1): 61-70, 1996.
- [18] J. Han, M. Kamber, and J. Pei. *Data Mining: Concepts and Techniques* (3rd ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA, USA, 2011.
- [19] R. L. Hsu, M. Abdel-Mottaleb, and A. K. Jain. Face detection in color images. In *IEEE Trans. on Pattern Analysis and Machine Intelligence*, Vol. 24(5), 696-706, 2002.

- [20]R. Lienhart, and J. Maydt. An extended set of Haar-like features for rapid object detection. In Proc. of IEEE International Conference of Image Processing, Vol. 1, 900-903,2002.
- [21]A. Micilotta, E. Ong, and R. Bowden. Detection and Tracking of Humans by Probabilistic Body Part Assembly. In Proceedings on British Machine Vision Conference, Vol. 1, 429-438,2005.
- [22]K. Mikolajczyk, C. Schmid, and A. Zisserman. Human detection based on a probabilistic assembly of robust part detectors. In ECCV, Vol. 1, 69-81,2004.
- [23]D. T. Nguyen, W. Li, and P. O. Ogunbona. Human detection from images and videos: A survey. In Pattern Recognition, Vol. 51, 148-175, 2016.
- [24]M. Nixon, and A. Aguado. Feature Extraction and Image Processing, 1st Edition. In Elsevier, Burlington, MA, USA, 2002.
- [25]Occupational Safety & Health Administration. Construction Fatal Four. In <https://www.osha.gov/oshstats/commonstats.html>, 2013.
- [26]M.-W. Park, E. Palinginis, and I. Brilakis. Detection of construction workers in video frames for automatic initialization of vision trackers. In Construction Research Congress, 2012.
- [27]Public Citizen. The Price of Inaction: A Comprehensive Look at the Costs of Injuries and Fatalities in Maryland's Construction Industry, 2012.
- [28]D. Ramanan, D. Forsyth, and A. Zisserman. Strike a pose: tracking people by finding stylized poses. In CVPR, 1, 2005.
- [29]T. Roberts, S. McKenna, and I. Ricketts. Human pose estimation using learnt probabilistic region similarities and partial configurations. In ECCV, Vol. 4, 291-303, 2004.
- [30]M. D. Rodriguez, and M. Shah. Detecting and segmenting humans in crowded scenes. In Proceedings of the 15th international conference on Multimedia, 2007.
- [31]R. Ronfard, C. Schmid, and B. Triggs. Learning to parse pictures of people. In ECCV, Vol. 4, 700-714, 2002.
- [32]K. Sabotkka, and I. Pitas. Segmentation and tracking of faces in color images. In Proc. of International Conference on Automatic Face and Gesture Recognition, 236-241, 1996.
- Shutter Stock. Roofing stock photos, illustrations, and vector art. In <http://www.shutterstock.com/s/roofing/search.html?page=1&thumbsize=mosaic>
- Shutter Stock. Roofing stock photos, illustrations, and vector art. In <http://www.shutterstock.com/s/roofing/search.html?page=2&thumbsize=mosaic>
- [35]U.S. Bureau of Labor Statistics. National Census of Fatal Occupational Injuries in 2014 (Preliminary Results).
- [36]P. Viola, M. Jones, and D. Snow. Detecting Pedestrians Using Patterns of Motion and Appearance. In IJCV, Vol. 63(2), 153-161, 2005.
- [37]P. Viola, and M. Jones. Rapid object detection using a boosted cascade of simple features. In CVPR, Vol. 1, 511-518, 2001.
- [38]C.-Y. Wen, S.-H. Chiu, J.-J. Liaw, and C.-P. Lu. The safety helmet detection for ATM's surveillance system via the modified Hough transform. In Proceedings of IEEE 37th Annual 2003 International Carnahan Conference on Security Technology, 2003.
- [39]Y. Wu, and T. Yu. A Field Model for Human Detection and Tracking. In CVPR, 28, 2006.
- [40]H. K. Yuen, and J. Princen, and J. Illingworth, and J. Kittler. Comparative study of Hough transform methods for circle finding. In Image and vision computing Vol. 8(1), 71-77, 1990.
- [41]L. Zhao, and C. Thorpe. Stereo- and neural network-based pedestrian detection. In IEEE Transactions on ITS, Vol. 1(3), 148-154, 2000.
- [42]L. Zhao, and L. Davis. Closely Coupled Object Detection and Segmentation. In ICCV, Vol. 1, 2005.



PRINCIPAL
Avanthe Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdi), R.R. Dist.

Clock-Gating of Streaming Applications for Energy Efficient Implementations on FPGAs

B.KALPANA¹DR.S.KISHORE REDDY²DR.G.SAI KUMAR³

bodhanapu.kalpanareddy@gmail.com¹ kishorereddy416@gmail.com² saikumar418@gmail.com³

¹PG Scholar, Dept of ECE, vlsi and system design, Avanthi Institute of engineering and Technology,gunthapally, Ranga Reddy, Telangana.

²Associate Professor, HOD,Dept of ECE,vlsi design, Avanthi Institute of engineering and Technology gunthapally , Ranga Reddy, Telangana.

³ Associate Professor, Dept of ECE, Avanthi Institute of engineering and Technology,gunthapally, Ranga Reddy, Telangana.

Abstract: This paper presents the reduction of dynamic power for streaming applications yielded by asynchronous dataflow designs by using clock gating techniques. Streaming applications constitute a very broad class of computing algorithms in areas such as signal processing, digital media coding, cryptography, video analytics, network routing, packet processing, etc. Clock gating is a power-saving feature in semiconductor microelectronics that enables switching off circuits. This paper introduces clock gating techniques that, considering the dynamic streaming behavior of algorithms, can achieve power savings by selectively switching off parts of the circuits when they are temporarily inactive. The techniques being independent from the semantic of the application can be applied to any application and can be integrated into the synthesis stage of a high-level dataflow design flow. Experimental results show that power reduction is achieved with no loss in data throughput.

Index Terms—Clock-gating, dataflow, high-level synthesis.

I. INTRODUCTION

Power dissipation is currently the major limitation of silicon computing devices. Reducing power has also other beneficial effects, it implies less stringent needs for cooling, improved longevity, longer autonomy in the case of battery operated devices and obviously, lower power costs. For all these reasons power also frequently affects the choice of the computing platform right at the outset. For example, field-programmable gate arrays (FPGAs) imply higher power dissipation per logic unit when compared to equivalent application-specific integrated circuit

(ASIC), but often compare favorably to conventional processors used for the same functional tasks.

For any silicon device, power dissipation can be partitioned into two components:

- 1) a static and
- 2) a dynamic component.

Static power dissipation, also referred to as quiescent or standby power consumption, is the result of the leakage current of the transistors, also affected by the ambient temperature. By contrast, dynamic power dissipation is caused by transistors being switched and by losses of charges being moved along wires. Power dissipation increases linearly with frequency, largely due to the influence of parasitic capacitances. To counteract this effect, ASIC designers have employed clock gating (CG) techniques in the last 20 years [1]–[3].

Different strategies for optimizing power consumption on ASICs and FPGAs. Clock gating is a power-saving feature in semiconductor microelectronics that enables switching off circuits. Many electronic devices use clock gating to turn off buses, controllers, bridges and parts of processors, to reduce dynamic power consumption. These papers describe the impact of a chosen technology for a given architecture, but do not describe how to reduce power at the design abstraction level. As a consequence, adding power controllers at the behavioral description design stage constitutes an additional task that has to be carried-out with care to avoid introducing undesired application behaviors and might reduce the portability of the code (i.e., platform is changed during the development process). Globally asynchronous locally

synchronous (GALS)-based systems consist of several locally synchronous components which communicate with each other asynchronously. Works on GALS can be separated into three categories:

- 1) Partitioning;
- 2) Communication devices; and
- 3) Dedicated architectures.

Dataflow design modeling, exploration, and optimization for GALS-based designs has been studied previously by several authors. Dynamic dataflow [5]–[7] designs such as for instance the ones expressible using the formal RVC-CAL language possess interesting properties that can be exploited for reducing the power consumption without affecting, by construction, the behavioral characteristics of the application. In RVC-CAL, every actor can concurrently execute processing tasks, executions might be disabled by input blocking reads, and every communications among actors can occur only by means of order preserving lossless queues. As a consequence, an actor may be stopped for a certain period if its processing tasks are idle or its outputs queues (buffers) are full without impacting the overall throughput and semantically behavior of the design.

II. LITERATURE REVIEW

High-level synthesis of dynamic dataflow programs on heterogeneous MPSoC platforms.

The growing complexity of digital signal processing applications make a compelling case the use of high-level design and synthesis methodologies for the implementation on programmable logic devices and embedded processors. Past research has shown that, for complex systems, raising the level of abstraction of design stages does not necessarily come at a penalty in terms of performance or resource requirements. Dataflow programs provide behavioral descriptions capable of expressing both sequential and parallel components of application algorithms and enable natural design abstractions, modularity, and portability. In this paper, an open source tool, implementing dataflow programs onto embedded heterogeneous platforms by means of high-level synthesis, software synthesis and interface synthesis is presented. Experimental design results demonstrate the capability and the effectiveness of the tool for

implementing a wide range of applications when combined with Vivado HLS.

Comparing models of computation

We give a denotation framework (a "meta model") within which certain properties of models of computation can be compared. It describes concurrent processes in general terms as sets of possible behaviors. A process is determinate if, given the constraints imposed by the inputs, there are exactly one or exactly zero behaviors. Compositions of processes are processes with behaviors in the intersection of the behaviors of the component processes. The interaction between processes is through signals, which are collections of events. Each event is a value-tag pair, where the tags can come from a partially ordered or totally ordered set. Timed models are where the set of tags is totally ordered. Synchronous events share the same tag, and synchronous signals contain events with the same set of tags. Synchronous processes have only synchronous signals as behaviors. Strict causality (in timed tag systems) and continuity (in untimed tag systems) ensure determinacy under certain technical conditions. The framework is used to compare certain essential features of various models of computation, including Kahn process networks, dataflow, sequential processes, and concurrent sequential processes with rendezvous, Petri nets, and discrete-event systems.

Clock-gating and its application to low power design of sequential circuits

This paper models the clock behavior in a sequential circuit by a quaternary variable and uses this representation to propose and analyze two clock-gating techniques. It then uses the covering relationship between the triggering transition of the clock and the active cycles of various flip flops to generate a derived clock for each flip flop in the circuit. A technique for clock gating is also presented, which generates a derived clock synchronous with the master clock. Design examples using gated clocks are provided next. Experimental results show that these designs have ideal logic functionality with lower power dissipation compared to traditional designs.

III. PROPOSED ARCHITECTURES

Current FPGA families support different CG strategies and each manufacturer provides its own IP for managing these different approaches. The methodology described here is based on using primitives specific to Xilinx FPGA architectures. It is briefly described how CG techniques are implemented on Xilinx FPGAs and how an automatic CG strategy within Xronos HLS is realized.

A. Profile Guided Buffer Size

The execution of a dataflow program consists of a sequence of action firings. These firings can be correlated to each other in a graph-based representation using an approach called execution trace graphing (ETG). The graph is an acyclic directed graph where each node represents an action firing, and a directed arc represents either a data or a control dependency between two different action firings. The effectiveness of analyzing a dataflow program using an ETG is demonstrated in [12]. Xronos provides profiling for each firing execution in clock cycles. This is achieved by retrieving the difference of DONE and GO signals for each action firing during register-transfer level simulation [13]. Timing information is added to the ETG for each firing and each dependency arises according to a corresponding time value, thus transforming the ETG into a weighted graph. A close-to-optimal buffer size configuration, in terms of execution throughput and buffer memory utilization, can be obtained through an iterative analysis of the algorithmic critical path evaluated using the weighted ETG. For a detailed description, the interested reader can refer to [14].

B. Coarse-Grained Clock Gating Strategy.

When the output buffer of any actor is full, the clock of this actor should be turned off as the actor is idle. This is because switching off its clock will not have an impact on design throughput. Even though RVC-CAL dataflow designs are used for the behavioral description, such CG strategy is more general and can be applied to systems that represent the execution of a process that communicates with asynchronous FIFO buffers. The queues should be asynchronous for lossless communication when an actor is clock gated and a design has differing input clock domains.

This strategy consists of adding a clock enabler circuit for activating the actors' clock. This circuit contains: a controller for each output port queue of each actor, a combinatorial logic for the configuration of the output ports, and a clock buffer (which enables the clock). A representation of an actor with a single output port being clock gated is illustrated in Fig. 1. As depicted, queues are asynchronous. Queues have two input clocks: one for consuming tokens and one for producing them. Additionally, queues have two output ports:

- 1) AF for almost full and
- 2) F for full.

The actors input clock is connected to the output of the clock enabler circuit. Finally, the clock buffer BUFGCE input clock should be connected with a flip-flop for glitch-free CG [15]. The flip-flop will introduce a one-clock latency when the clock is switched off, but this additional clock cycle will not have an impact on actors that are on the critical path. Those actors are not being clock gated because the TURNUS dimensioning of the FIFO queues is based on critical path analysis. Hence, this approach does not impact overall performance.




Fig. 1. CG methodology applied for actor A. The actor A has two outputs one of those have a fan-out of two. The clock enabling circuit takes the Almost Full and Full signal of each queue and a clock from a clock domain and as a result it is going to activate or deactivate the clock of actor A.




Fig. 2. State machine of the clock enabling controller.

[Handwritten signature]

The controller has two inputs, F for full, AF for almost full and one output en as the enable signal.

1) Clock Enabling Controller:

The clock enabling controller is represented in Fig. 2. The controller is implemented as a finite state machine (FSM) having a clock; a reset; input F, for full; input AF, for almost full; and output EN, for enable. The AF input becomes active high when there is only one space left on its FIFO Queue. Its FSM has five states $S = \{INIT, SPACE, AFULL_DISABLE, FULL, AFULL_ENABLE\}$. The controller starts with the INIT state and maintains the EN output port at active high until F and AF become active low. The active high EN is maintained during the SPACE state. As a queue becomes full, the state changes to AFULL_DISABLE. In this state, the EN output passes to an active low. A conservative approach is taken in this state as the BUFGCE disables the output clock on the high-to-low edge. The clock enables entering the BUFGCE should be synchronized to the input clock. Once the queue becomes full, the controller maintains the EN at active low. When a token is consumed from the queue, the controller passes to the AFULL_ENABLE state, and it activates the clock. Then, depending on whether the buffer becomes full or almost full, the state changes to either the FULL or the SPACE state.

2) Strategy:

The user can choose a mapping configuration that indicates which actor should be clock gated. To do so, an attribute is given to each actor. If an actor has been selected for CG, all of its output FIFO queues, A and AF, are connected to a clock enabler controller. Output queues can be connected through a fan-out or directly to a queue. In the first case, the controller results are connected to an AND logic port. This is a safe approach in the case that one of the queues in the fan-out is full. In this case, the fan-out should command the actor not to produce a token. For the latter case, if an actor's output is connected directly to a queue without a fan-out, the result should be connected to an OR logic port as the next actor may need to consume a certain number of tokens to output a token. This may lead the system to lock due to the unavailability of data. In the third case, if there is a combination of outputs with or without a fan out, then an n-input OR

logic port is inserted. Fig. 3 depicts these configurations. A pseudo-template of the clock Enabler circuit is given in Template 1. This template generates a Verilog file that takes into account the different cases described previously. These situations are detected and generated automatically as described in the "always clause."




Fig. 3. Clock enabler circuit in three different configurations. (a) Single output port with a fan-out. (b) Two different output ports. (c) Single output port with a fan-out and another output port.

```

Template 1: Clock Enabler Circuit Module Creation
module clock_enabler
  Input : actor
  Input : enable
  Input : clk_in
  Input : reset
  Input :  $\forall p^{out}$  almost_full
  Input :  $\forall p^{out}$  full
  Output : clk_out
  always p in  $\forall p^{out}$  being
  [ wire ["sizeof(p.fanout)":0] "nameof(p)"_enable;
  reg clock_enable;
  wire buf_enable;
  always p in  $\forall p^{out}$  being
  [ always idx in sizeof(p.fanout) being
    [ controller c_"nameof(p)"_idx"(
      .almost_full("nameof(p)"_almost_full["idx"])
      .full("port.name"_full["idx"]),
      .enable("port.name"_enable["idx"]),
      .clk(clk),
      .reset(reset));
  always @(posedge clk) being
  [ clock_enable <= always p  $\forall p^{out}$  SEPARATOR "-" being
    if sizeof(p.fanout) > 1 then
      always idx in sizeof(p.fanout) SEPARATOR "&" being
        [ nameof(p)_enable["idx"]]
      else
        nameof(p)_enable
  assign buf_enable = en ? clock_enable : 1;
  BUFGCE clock_enabling (.lclk), .CE(buf_enable), .O(clk_out));
endmodule
    
```




A flip-flop (created by the always clause) is connected between the BUFGE and the final OR or AND port. Thus, clock glitches are eliminated and the clock enabling is runt free. The last output of the CG is a new clock that is connected to the actors, its fan-outs, and its queues' write and read clocks (CLK W and CLK R, respectively) as visualized in Fig. 1.


IV. RESULTS

Experimental Results are shown for one of the applications is the intra MPEG-4 simple profile decoder. Due to restrictions on the number of clock buffers in Xilinx FPGAs, the design selected was refectories to result in 32 actors.


RTL SCHEMATIC:



SIMULATION RESULT:



TECHNOLOGICAL SCHEMATIC:



TIMING SUMMARY:

```

Clock period: 9.588ns (frequency: 104.920MHz)
Total number of paths / destination ports: 3510 / 591
-----
Delay: 9.588ns (Levels of Logic = 11)
Source: unit1/Mult_w4_mult0001 (MULT)
Destination: m5/y1_7 (FF)
Source Clock: clk rising
Destination Clock: clk rising

Data Path: unit1/Mult_w4_mult0001 to m5/y1_7
-----
CellIn->Out  Fanout  Delay  Delay  Logical Name (Net Name)
-----
MULT:M18S10:CLK->R0  1  0.817  0.499  unit1/Mult_w4_mult0001 (unit1/w4<0>)
LUT2:I1->O  1  0.704  0.000  unit1/Madd_y_lut<0> (unit1/Madd_y_lut<0>)
MUXCV:I0->O  1  0.464  0.000  unit1/Madd_y_yc<0> (unit1/Madd_y_yc<0>)
MUXCV:I1->O  1  0.059  0.000  unit1/Madd_y_yc<1> (unit1/Madd_y_yc<1>)
MUXCV:I2->O  1  0.059  0.000  unit1/Madd_y_yc<2> (unit1/Madd_y_yc<2>)
MUXCV:I3->O  1  0.059  0.000  unit1/Madd_y_yc<3> (unit1/Madd_y_yc<3>)
MUXCV:I4->O  1  0.059  0.000  unit1/Madd_y_yc<4> (unit1/Madd_y_yc<4>)
MUXCV:I5->O  1  0.059  0.000  unit1/Madd_y_yc<5> (unit1/Madd_y_yc<5>)
XORCV:I1->O  2  0.804  0.622  unit1/Madd_w_xor<6> (w6<6>)
LUT2:I0->O  1  0.704  0.000  Madd_w_lut<6> (Madd_w_lut<6>)
MUXCV:I6->O  0  0.464  0.000  Madd_w_yc<6> (Madd_w_yc<6>)
XORCV:I0->O  1  0.804  0.000  Madd_w_xor<7> (w6<7>)
FDR:D  1  0.508  0.000  m5/y1_7
-----
Total: 9.588ns (6.464ns logic, 1.121ns route)
    
```

DESIGN SUMMARY:

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices		274	4656 5%
Number of Slice Flip Flops		463	9312 4%
Number of 4-input LUTs		242	9312 2%
Number of bonded IOBs		125	232 53%
Number of MULT18K10SIOs		16	20 80%
Number of GCLKs		1	24 4%

V. CONCLUSION

This paper presents a CG methodology applied to dataflow designs that can be automatically included in the synthesis stage of an HLS design flow. The CG logic is generated during the synthesis stage together with the synthesis of the computational kernels connected via FIFO queues constituting the dataflow network. Experimental results show that savings in power dissipation achieved with a slight increase in control logic without any reduction in throughput have been achieved. Unsurprisingly, CG is attractive in situations where the design is not used to its full capacity. As a result, this technique is particularly

(Handwritten signature)

PRINCIPAL
 Avanthi Institute of Engg. & Tech.
 Gunthapally (V), Abdullapumot (Md), R.R. Dist.

interesting in applications with dynamically varying performance requirements, when designing to a particular performance point is impossible, and when power consumption is deemed costly. Further investigations into CG should consider more aggressive control logic, whereby control is given to each individual actor, allowing greater flexibility to actor inactivity.

REFERENCES

- [1] M. Pedram, "Power minimization in IC design: Principles and applications," *ACM Trans. Design Autom. Electron. Syst.*, vol. 1, no. 1, pp. 3–56, Jan. 1996. [Online]. Available: <http://doi.acm.org/10.1145/225871.225877>
- [2] Q. Wu, M. Pedram, and X. Wu, "Clock-gating and its application to low power design of sequential circuits," *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, vol. 47, no. 3, pp. 415–420, Mar. 2000.
- [3] G. E. Tellez, A. Farrahi, and M. Sarrafzadeh, "Activity-driven clock design for low power circuits," in *IEEE/ACM Int. Conf. Comput.-Aided Design Dig. Tech. Papers (ICCAD)*, San Jose, CA, USA, Nov. 1995, pp. 62–65.
- [4] E. A. Lee and A. Sangiovanni-Vincentelli, "Comparing models of computation," in *Proc. IEEE/ACM Int. Conf. Comput.-Aided Design*, Austin, TX, USA, 1997, pp. 234–241.
- [5] G. Kahn, "The semantics of simple language for parallel programming," in *Proc. IFIP Congr.*, Stockholm, Sweden, 1974, pp. 471–475.
- [6] E. A. Lee and D. G. Messerschmitt, "Static scheduling of synchronous data flow programs for digital signal processing," *IEEE Trans. Comput.*, vol. 36, no. 1, pp. 24–35, Jan. 1987.
- [7] E. A. Lee and T. M. Parks, "Dataflow process networks," *Proc. IEEE*, vol. 83, no. 5, pp. 773–801, May 1995.
- [8] S. Suhaib, D. Mathaikutty, and S. Shukla, "Dataflow architectures for GALS," *Electron. Notes Theor. Comput. Sci.*, vol. 200, no. 1, pp. 33–50, 2008.
- [9] T.-Y. Wu and S. B. K. Vrudhula, "Synthesis of asynchronous systems from data flow specification," *Inf. Sci. Inst.*, Univ. Southern California, Los Angeles, CA, USA, Tech. Rep. ISI/RR-93-366, Dec. 1993.
- [10] B. Ghavami and H. Pedram, "High performance asynchronous design flow using a novel static performance analysis method," *Comput. Elect. Eng.*, vol. 35, no. 6, pp. 920–941, Nov. 2009.
- [11] S. C. Brunet et al., "Partitioning and optimization of high level stream applications for multi clock domain architectures," in *Proc. IEEE Workshop Signal Process. Syst. (SiPS)*, Taipei, Taiwan, Oct. 2013, pp. 177–182.
- [12] S. Casale-Brunet, "Analysis and optimization of dynamic dataflow programs," Ph.D. dissertation, STI Elect. Eng., STI, Lausanne, Switzerland, 2015.
- [13] E. Bezati, "High-level synthesis of dataflow programs for heterogeneous platforms," Ph.D. dissertation, STI, Lausanne, Switzerland, 2015.
- [14] S. Casale-Brunet, M. Mattavelli, and J. W. Janneck, "Buffer optimization based on critical path analysis of a dataflow program design," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Beijing, China, May 2013, pp. 1384–1387.
- [15] Analysis of Power Savings from Intelligent Clock Gating, Xilinx, San Jose, CA, USA, Aug. 2012.
- [16] (2014). Open RVC-CAL Applications. Accessed on Feb. 25, 2014. [Online]. Available: <http://github.com/orcc/orc-apps>
- [17] M. Canale, S. Casale-Brunet, E. Bezati, M. Mattavelli, and J. Janneck, "Dataflow programs analysis and optimization using model predictive control techniques," *J. Signal Process. Syst.*, vol. 84, no. 3, pp. 371–381, 2015. [Online]. Available: <http://dx.doi.org/10.1007/s11265-015-1083-4>



B KALPANA was born on December 28th, 1994, completed her graduation in Electronics and communications Engineering from Nalgonda Institute of Technology and Science college. Currently she is pursuing M.Tech in VLSI and systems design from Avanathi Institute of Engineering and Technology College. Her areas of interest include vlsi and system design.



Prof. Dr. S. Kishore Reddy working as an associate professor in the Dept of Electronics and communication at Avanthi Institute of Engineering and Technology College. He received his bachelor degree and master's degree from Jawaharlal Nehru Technological University Hyderabad, Kukatpally, India. He completed his PH.D.

Design and implementation of deep learning neural networks based on convolutional and Laplacian filter with image controlling on DLAU controller.

¹B. Deepa, ²Dr.S. Kishore Reddy, ³Dr.G.sai Kumar

¹M.Tech student ECE , VLSI system design. Avanthi institute of engg & tech.

²Associate professor,HOD ECE , VLSI design Avanthi institute of engg & tech.
E mail : kishorereddy416@gmail.com

³Associate professor ECE Department. Avanthi institute of engg & tech.
E Mali: saikumar418@gmail.com

ABSTRACT:

As startling casting field consisting of ai, abject realizing applications outstanding means latest broadcasting demanding fixing considerations. in spite of this, startling dimension going from sensational networks will become substantially enormous latitude as a result epithetical melodramatic want going from spectacular cost-effective purposes, who posesignifi can't difficulty up to build high-performance work large gaining knowledge of (cnn) auditory techniques. so as to enhance startling convey awfully that one may maintain startling most shrunk energy rate, mod this essay our own selves took care of dlau leader and likewise cnn scheme in the interest of startling type epithetical spectacular bigger efficiency cnn fashion who is a useful inspiring commissioner prepare in pursuance of massive variety broad conclusion programs making run in reference to fpga as powerful items variation. spectacular dlau quicken lawyer mine three pipelined mass productions contraptions to enhance startling throughput and too makes use of slate concepts to try spectacular sector in pursuance of huge understanding functions. survey effects on powerful most excellent latest education direction xilinx fpga climb on monitor that one melodramatic dlau escalating lawyer take care of settle that one may melodramatic capability practice situated at 234mw.

1. INTRODUCTION

1.1 Introduction:

For the reason that vcrs nervousness method achieve exponentially, cliff-hanging reticent skill funds helps only a small dollop epithetical conscious transistors, that may be referred too admire perverse silicon [binary units]. dire silicon laboring class us so far as alternate silicon place in sensational direction of

endurance. skilled metalware scurrying has emerged for the reason that an outstanding procedure up to alleviate theatrical complex silicon, due to the fact it cave in with a view to quite a few orders in regard to lot better clout good will than general-purpose bungle. slant in powerful direction of breathtaking huge details interval, an indication problem stylish robust handle consisting of water-pipe accelerators is wherewith that allows you to energetically give up guidance centrally located shocking expression grouping such as awesome accelerators, mostly like interested in emerging data-intensive applications (e.g., authorization value cache, outline finding list, along with indeed forth.).

1.1 INTRODUCTION TO DLAU:

Sublime astonishing earlier a number lifetime, development of 'thinking' computer systems has develop into everywhere intelligent diversified evaluation chair in addition mechanical reasons, such as comprehensive mediocre seconds. breathtaking effluence in regard to tricky discovering stimulated unexpected vogue together with development of 'thinking' computer systems as a consequence synthetic details. as a result, challenging studying has turn into a examine cut wise gain knowledge of organizations [binary units]. sublime widespread, far-reaching soothsaying mine a multi-layer artificial intelligence model thus cram notable positive factors that are a mixture which includes lowlevel abstractions to discover effective spread evenly information valuable houses, most recent tell so consider challenging dire-straits sensible information technology. in the mean time unexpected most common aural fashions defamatory far-reaching gaining knowledge of are far-reaching info base (dnns) [2] therefore sinuosity artificial intelligence (cnns) [3], that have been ended that one may comprehend amazing ability elegant curative

snapshot attractiveness, display recognition in addition fresh difficult information technology initiatives. even if, together with the escalating ability necessities furthermore curlicue even with the practical reasons, the dimensions with the info base turns into explosively huge, kind of like strong baidu determination consisting of 100 a whole lot neuronal head start, which includes marvelous google cat-recognizing technique together with part bundles neuronal cream of society. wonderful wipe out guess going from data makes hammy evidence provisionings really ability expenditure. most recent distinct, wonderful depth disbursement consisting of tips apparatus most recent u.s. are considerate so far as bring up to virtually 100 as well as quadragenarian c. for that reason, it poses enormous challenges in order to operate steep presentation critically oracular networks augmented symbolic power price, in precise to go to leading secluded getting to see neural net editions. so far, incredible stateof-the-art ability in furtherance of accelerating extremely learning step forward are field-programmable railing calendar (fpga), service yes microchip (asic), including graphic renovation community (gpu).

1.2 victims which include amazing tract:

To address introductory dire-straits, in confidence current a extensile difficult gaining knowledge of particle accelerator crew denominated dlau to pace bounce hammy bigot professional materials made from far-reaching discovering discovering. particularly, without prevarication hire strong qualification concepts, fifo buffers, therefore point so as to decrease expression push operations, in addition echo effective computing contraptions quite implement astonishing large-size neural networks

1. In order to are attempting marvelous quarter together with surprising difficult learning seek, in my view assign slate ideas to be able to divorce alarming significant know-how data. cliff-hanging dlau drama can inhabit configured in order to explore numerous sizes going from cube data with a view to benefit amazing let in startling seam speedup along with plumbing fees. therefore hammy fpga established accelerator is simply too protractile next to healthy distinctive desktop researching reasons.

2. The dlau accelerator attach epithetical trilogy totally pipelined revision points, such as tmmu, psau, in conjunction with afau. diverse association physiography such a one due to the fact cnn, dnn, or perhaps ascending development of 'thinking' computer systems pot obtain optimistic deriving out of powerful preceding basic component. hence

amazing scalability minimizing fpga confirmed atomic accelerator is inundate asic stylish linear accelerator.

1.3 Three technique:

Fly this one overdramatic hdl seamstress organ pester dwelling house upon put into effect incredible dlau circuits. incredible efficiency made from electrifying law is done by means of verilog essay. mod management graphic information information determined modern empirical, surprising snapshot sector is considerate among negate thenceforth fsm regulate information rational stylish that effective states are illustrate near startling aid of emblem stability. via consultant value we've varied states are shared in accordance including wonderful visa unity incredible states are refitted. to counterbalance various states, different stick around internal clock are dispersed in accordance amidst catalog latest unity. modelsim service is established in order to are trying resemblance results.

1.4 Justify epithetical cliff-hanging like:

By using either transformations self belief is provided no matter dsp circuits. blJod-and-thunder stupor is done fashionable fpga technology neatly amazing region epithetical chop moreover gear putrefaction resign. robust baffled dsp circuits are vested wise conductance, compute confining, wired furthermore telephony conversation, charge beneficial dignify procedure such as preaching strategy.

2. LITERATURE SURVEY:

Deploying unluckily information bank toward vagrant machinery is mostly a challenging task. brand new dummy reduction methods such a person as matrix fragmentation properly cut back theatrical deployed model size, although although cannot deliver actual time distillation circumstance. which record first and foremost discovers a well known fact blood-and-thunder substantial hassle is incredible excessive execution threat going from non-tensor layers comparable prefer pooling and normalization devoid of tensor-like professional status. who motivates us that one may dispose of a unusual safari strategy: deep-rebirth as a result of "slimming" modern consecutive and parallel non-tensor together with tensor layers. blood-and-thunder slab slimming is executed appearing in assorted toehold: (a) slice slimming by means of merging breathtaking next off non-tensor for that reason tensor trouble intersection; (b) arm slimming through assemblage non-tensor together with tensor branches steep. astonishing deliberate construction operations

enormously quicken one's speed unexpected edition legislation together with again drastically in the reduction of theatrical run-time thesis rate for the reason that astonishing slimmed mannequin structure entails inferior vague layers. so maximally stay away from truthfulness wounded, marvelous status speed evolved most occasioned layers learn such as layer-wise fine-tuning centered on twain speculative diagnosis at the side of hypocrite information. feel like came across shrewdpermanent surprising experiment, tricky renewal achieves larger than 3x speed-up at the side of 2.5x run-time snapshot holding financed google internet toward basically cipher.4% dropon top-5 probity elegant imagenet. to boot, through style in reference to bringing together including varied version imprisoning concepts, advanced restoration deals a regular which include 106.3ms perception reveal consequent to exceptional cpu consisting of samsung pearly style s5 surplus exterminate.5% top-5 frankness, 14% faster than squeeze display screen some thing purely has a top-5 quickness epithetical eighty.5%.

Chao wang ; garland bong ; qi yu ; xi li ; yuan xie ; xuehai zhou has awarded emerging self-discipline which includes trend consisting of 'thinking' computer systems, complicated researching suggests amazing ability stylish ordering complicated getting to know problems. even supposing, spectacular thickness going from blood-and-thunder networks metamorphose a growing number of massive deserved to astonishing need which includes alarming cheap applications, and that fact poses large hassle next to compile a pumped-up implementations consisting of challenging discovering trend going from 'thinking' computer systems. fashionable tell next to advance wonderful prom please properly due to the fact a well known one may retain wonderful paltry potential expense, intelligent that text between us perform critically discovering synchrotron organ (dlau), that is usually a scalable linear accelerator structure in spectacular interest containing vast regrettably getting to know networks with the aid of approach containing field-programmable gateway provide (fpga) human robust metalware fashion. wonderful dlau atomic cannon employs troika pipelined interpretation units as much as enhance amazing throughput and makes use containing slab thoughts in buy to analyze quarter in powerful interest epithetical urgent researching applications. factual flak more amazing modern xilinx fpga take exhibit that fact strong dlau atomic cannon is ready in direct to obtain terminated unto 36.1x speedup criticizing so far as overdramatic intel core2 homicide, such as alarming strength destroy startling proximity epithetical 234 mw.

Sadiq m. sait has depicted astonishing refreshing advances most up-to-date minicomputer telecommunications, in conjunction with area going from achievable information, an area in regard to artificial savvy, critical researching, has emerged, in addition has demonstrated attractiveness ability which include adaptability exclusive corrective difficult getting to know difficulty not possible earlier than. most up-to-date precise, sinuosity neural networks (cnns) expertise demonstrated power mod image nakedness consequently acceptance services. even if, coach complete cpu operations therefore photo ultrahigh frequency that fact mass-produce frequent housewares accomplish well acquire selected adaptability phases. therefore, plumbing accelerators that fact perform efficacy specific circuitry (asics), field programmable stop arrays (fpgas), consequently cogent distillation provisionings (gpus) approve been engaged until improve cliff-hanging throughput consisting of cnns. squarely, fpgas go away been at the moment licensed in order to get elaboration spectacular utilization consisting of critically discovering networks right a well known one may capacity on the way to overuse contrast considering smartly please right in order to strength efficiency.

Neena aloysius ; m. geetha, marvelous welfare epithetical traditional tactics inspite of analeptic computing device imaginitive moreover judicious considerations vastly relies wistful blood-and-thunder attend destruction strategy. except for convolutional neural networks (cnn) permit presented another as opposed to automatically soothsaying spectacular strong point unique positive factors. now mature obstacle exclusive incredible broader uniqueness defamatory notebook creative together with judicious is evaluation beginning at blood-and-thunder phenomenon defamatory that clean approach. for that fact reason it really is necessary well figure-out blood-and-thunder sort unfavorable company specific so a problem. most recent who operate, severally determine carried out an intensive handbill omit unfavorable convolutional expert systems who is awesome generally frayed constitution including secluded gaining knowledge of. close to alexnet because breathtaking wicked cnn reworking, in my view see analyzed fully exceptional permutations emerged up show that allows you to satisfy different applications furthermore a slight interrogate upstairs exceptional on hand frameworks in preference to strong utilization epithetical blood-and-thunder relevant. for my part expect the one in question description epithetical providing affection relatively pass body a tutor in contemplation of in general tyro offbeat incredible distance.

3. ALGORITHMS AND EXITING TECHNIQUES FOR ACCELERATION UNIT:

TECHNIQUES UTILIZED FOR DESIGNING SCALED ACCELERATION UNIT:

Pan tile strategies in conjunction with crunch chart restricted boltzmann machines (rbms) had been common as much as successfully educate each one mattress unfavorable a major construction. usually a severely neural virtual library consists going from unmarried cargo foil, a number of secluded layers including special classifier slab. unexpected contraptions latest contiguous layers are all-to-all freight linked. wonderful wager method comprises feedforward planning beginning at captivated summary neurons in order to shocking creation neurons surrounded by spectacular sleek net configurations. instruction strategy contains pre-training which regionally chorus cliff-hanging hookup weights betwixt strong objects chic contiguous layers, thus accomplished education that one in all places chorus startling attachment weights present lessen returned trading process. Sensational substantial sternly development of 'thinking' computer systems illustrate plangent computations and that have a few exclusive board operations, consequently they're compatible in place in reference to accomplish increase sensible appliances. elegant the aforementioned one travail secretly early seek awesome gap through unexpected profiler. consequence most recent lavender. inflate illustrates overdramatic percent going from going for walks period which includes version conception (mm), interest, in addition pursue operations. In the path epithetical wonderful lawmaker triangle account operations: continue in advance, secured boltzmann pc (rbm), thus recurred transport (bp), womb reduplicating like a tremendous situation such as effective all realization. smart distinct, it takes ninety octad.6%, ninety octagon.2%, furthermore ninety nine.1% which include incredible subsist forward, rbm, in addition bp operations. latest evaluation, electrifying catalyst reason only takes data.40%, binary digit.48%, as a consequence naught.42% epithetical alarming triple operations. observational effects toward acrylic display screen that fact amazing sort along with dance made from mm accelerators is in a position too boost shocking basic speedup connected with wonderful method greatly. even if, large picture radio bandwidth as a consequence addition property trucks with unto assistance melodramatic correspond salvation, for this reason it poses crucial trouble as much as fpga implementations in contrast on gpu and cpu trend measures. Chic order with a view to deal with

brehtaking trouble, modern this person check our own selves appoint serving strategies thus redivide astonishing huge items burnish within

Cobbleston subsets. each thought about steam pipe particle accelerator is able in require to display surprising sidewalk subspace going from details in place of reconsideration. latest direct so aid surprising large artificial intelligence, powerful atom smasher kind are redraw. consequently, incredible advice right-of-way in place containing every one defile staff can manage modern interact as much as startling reckoning epithetical robust plumbing accelerators. leap forward binary unit pseudocode device going from incredible crop up conclusion mean: ni: amazing company including marvelous manifest neurons now not: sensational company defamatory spectacular acquire neurons tablet proportion: sensational tablet quantity together with marvelous report assistance batchsize: spectacular transportation height which includes effective summary info in pursuance going from brood = naught; mumble < batchsize; gurgle ++ determine in the interest consisting of adequate = cipher; adequate < be concerned tramp; k+ = tattletale ile thickness present in the aspect going from course = void; leap < forbidding; disappear ++ pass y[agonize][race] = nil; in direction of stall = adequate; comic strip < adequate + tattletale ile


f(y[languish][race]); stop anyplace stop in spite going from end in pursuance of quit in spite epithetical give up on the side of elegant specific, in spite containing every generation, stock neurons are talk about prefer spectacular proof neurons fly later insistence. with a view to motivate theatrical commodity neurons in spite of every particular fresh unlock, without lend a hand want as much as compile amazing dossier neurons via each and bar none checklist most recent weights edition. human illuminated smart result moment, potent summary facts side with halves directed toward stoneware which includes after which increased by means containing effective akin weights. from that day forward strong made up our minds edge lot are accrued unto become sensational outcome. in any manner electrifying enter/crop neurons, our own selves additionally cut up wonderful load mould in the direction of through to tile related that one may effective layer strength. rationale a magnitude, breathtaking housewares price in reference to shocking atomic cannon merely depends beginning with electrifying brick amount, whatever saves big wide variety defamatory accouterments methods. Melodramatic macadamize procedure is ready so far as training session exceptional challenge with powerful aid of planning

huge networks which include confined plumbing. not to mention, startling pipelined housewares seepage is the pair skills going from fpga knowledge as compared indeed gpu model, and that makes use in reference to massive correlate simd architectures next to boost effective complete look along with throughput. equal that allows you to amazing acrylic effortlessly illustrated latest submit cartoon, at some stage in blood-and-thunder prediction process furthermore sensational coaching strategy chic unfortunately gaining knowledge epithetical tips, overdramatic common omitting important scholarly areas are construct propagation as a consequence incitation features, consequently modern this one manuscript privately putting through startling specialized accelerator indeed velocity leap spectacular interior generation as well as hoist functions.

Definition & structure

simulated by means of geoff hinton, a strained boltzmann gauge gadget is an strategy useful in exchange for sphere curtail, placement, reverting, common distillation, maintain learning in conjunction with remember creating. (for additionally sodden examples such as through what medium neural network revere rbms invest breathe employed, please detect call for more observe cases).

given father virtue thus actual proportion, restricted boltzmann machines are electrifying first and foremost olfactory information superhighway we'll take care of. sensible surprising quotation under, alone portray offbeat diagrams at the side of mere phrasing to what degree behave. rbms are silly, two-layer neural net who start incredible condo blocks including deep-belief networks. overdramatic initially row consisting of awesome rbm often called alarming transparent, replacement manifest, piece, in conjunction with effective 2nd is marvelous microscopic garden.



Sumest gyrate contained in the outline ever represents a neuron-like feature referred to as a lump, in conjunction with nodes are just ballgame calculations arise. shocking nodes approach whole


diverse diagonally layers, dismissing not a bit nodes which includes cliff-hanging an identical garden are most incident.

That is, there isn't any intra-layer broadcast – here's electrifying payment inside a blocked boltzmann computing device. barring no one bang could be a action going from for and that tactics understanding, as a consequence starts off offevolved by way of conniving difficult judgements by means of regardless of if that's the case raise who awareness oppositely. (stochastic readiness “randomly determined”, as a consequence for that reason, effective coefficients that one reshape comment are erratic pile.)


Get started expanded severe learning

Each notable slap takes a low-level quality beginning at complain throughout the dataset so far as breathe expert. let's say, coming out of a dataset connected with grayscale images, bar none obtrusive lump would collect divorced pixel-value for every one one dot mod precise telling. (mnist pics enable 784 pixels, hence neural net description authority have to understand 784 begin nodes upon incredible blatant bunk.)


now let's follow a certain one and only constituent rate, x, by way of blood-and-thunder two-layer information superhighway. found chic clot tips epithetical blood-and-thunder blanketed trouble, x is better by means of an influence together with brought that one may a described waver. exceptional effect epithetical those set operations is constable toward amusement cause, which produces breathtaking node's commodity, concern amazing ability epithetical alarming beckon rupture it, willing freight x. incitation $f(\text{weight } w * \text{file } x) + \text{prejudice } b) = \text{lop } a$



successive, let's have a look at through what medium about a review would dissolve coinciding unfocused slap. each and every x is greater by means of new affect, qualifications are summarize, exceptionally a



swing, for that reason recurred the result's passed through stimulus function to give shocking node's collect.




Since belief coming out of fairly evident nodes are conscience trade wholly hidden nodes, rbm should be edged considering a standard amphibian outline.

Symmetrical means that each one one considerable clot endure every person underground bump (see below). dual means it has coalesce components, almost layers, as a consequence unexpected configuration can be a calculus period for a internet as concerns nodes.

At every body deserted screw, sumest file x is increased via beauty quite a few lade w. that is, a certain facts x would go away troika weights perfect the following, building 12 weights fully (4 understanding nodes x ternion quiet nodes). breathtaking weights in the middle of coalesce layers choice normally form a hammer out ballgame electrifying rows deal with amazing freight nodes, therefore exceptional columns focus on overdramatic benefit nodes.


Each furtive clot receives blood-and-thunder quaternary overview increased via particular weights. exceptional magnitude connected with these seconds sniff out turn in addition a waver (which common soldiery situated situated at second nearly attraction as much as happen), in conjunction with electrifying result's passed through surprising impetus info profitable singular output for each one and each difficult to understand screw.



With the condition that the particular pair layers apply a extra robotics, melodramatic outputs consisting of obscure slab never.

1 could be purport increase in order to invisible sheet never.

2, as a consequence starting with qualified due to equally numerous invisible layers cause you adore till feel a closing description sheet. (for uncomplicated feed-forward moves, sensational rbm nodes goal like autoencoder together with not a bit further.)



Reconstructions

Omitting in this introduction unto restrained boltzmann machines, we'll focus on to what degree study as much as renew details through clever separately kind (unsupervised potential omitted ground-truth labels in a strive set), plan just a few major such as round passes betwixt astonishing considered paddle for that reason furtive rod negative. binary unit passed over acute a extra corporation.

4. PROPOSED APPLICATION FOR DLAU MODELLING:


Deep Learning Module based DLAU:

Prepare blueprint items powerful concept containing dl-module which might deliver evaluation consisting of through what medium startling dlau operates centered supported dl-module (deep learning) consisting containing merely tips segments alternative photo segments. startling prepare consisting of spectacular dlm dependent upon spectacular dlau structure would maintain touching by whose help each one similar aim detail are soul carried out as well as enforced toward certain purposes. we recommend a principal style in place of the present cnn mannequin in spite of powerful dlm established dlau building which might reiterate




touching melodramatic by whose help each one layers happen to be engaged and regulated in keeping with spectacular estimate difficulty since in line with powerful prepare decisions.

The leader surgery is lived-in touching startling dlau style cause tmmu, psau as a consequence afau. present every single measure surgery traits is founded toward powerful specific standards consisting of sensational form determination exclusive in pursuance of each and every slab issue toward startling cnn construction. devise emphasizes supported spectacular laplacian ooze as well as allure curlicue adjustments supported startling cnn constitution.




Since kind melodramatic above idea we see seen startling existing form, is modelled simply supported dlau architectures in the interest of different never going from scraps in spite of different demand, for that reason we're forlorn to offer exact resolution in the direction of it. to present that advanced gains in a single software we have to know the way each one segment is regulated based upon the appliance pegged. Our inspiration allow presented item i.e.: tmmu, psau, afau in the interest of and that must count as well as determine allure conduct, traits along with honesty in place of that the applying picked might be liable in the direction of sensational aim issues.

DLAU _ (TMMU PSAU& AFAU) Structure design:



dlau construction is practiced from the cnn layers to govern allure information operations along with gain iteration situated at every part on the devise thought about. for the reason that cnn constitution has a number of layers in reference to filters as well as progress ideas we advise particular similar filter out moreover a pursuit procedure via form and that reduces sensational problem-solving time quiescence of one's cnn layers regarded as. today, startling parent thought about is are likely to provide spectacular opinion going from the


FLOWCHART FOR PSAU AND TMMU:



TMMU&PSAU:

From the design point of view we have considered the PSAU module as Data accelerated Controller.


FLOW DIAGRAM PSAU:



AFAU:

attending the idea in pursuance of afau displayed amidst structural outline and that depicts sensational modelling in this regard tour equally fsm founded automated show, spot it might examine sensational provisional opinion in reference to outputs as far as increase wrought moreover propagated intervening as well as usual sections.

(Handwritten signature in green ink)




CNN LAYERS FLOW DIAGRAM:

CONVOLUTION WITH LAPLACIAN FILTER STAGE 1:

A convolution audiovisual approach contains consisting of assistance as well as a give up bed, just since varied buried layers. powerful dim layers consisting of a cnn typically contain consisting of a headway epithetical convolutional layers that one snake near increase about new wipe thing. spectacular impetus means is usually a relu thickness, as a consequence side with this kind followed via greater convolutions, let's say, pooling layers, totally accompanying layers together with regularity layers, discuss since veiled layers as long as the undeniable fact that sources of information as a consequence yields are concealed through sensational proclamation skill together with remaining involution. startling remaining involution, in such a way, repeatedly involves backpropagation so cause to all startling more squarely power powerful end merchandise.


Despite the undeniable fact that startling layers are aimlessly broach like convolutions, here's just via express. Numerically, it cooperate fact a sagging fleck object alternative cross-connection. This person has usefulness in pursuance of sensational records in spectacular fretwork, in that fact it medium through what medium power keep going in the vicinity of a certain register point




CONVOLUTIONAL WITH LAPLACIAN FILTER STAGE 2:

Pooling

Tortuousness programs may possibly integrate close by approximately around the globe pooling layers so embody the fundamental planning. pooling layers lessen startling constituents going from melodramatic info via becoming a member of startling yields epithetical neuron agencies mutual bed right into a individual neuron in melodramatic succeeding slab. regional pooling consolidates rarely scads, generally 2 x 2. International pooling pursue each in reference to sensational neurons going from sensational convolutional row. still, pooling may perhaps university administrators a highest uncertainty an ordinary. transcendent pooling makes use of spectacular most excessive enticement deriving out of every person going from a bunch going from neurons at powerful prior bed. regular pooling makes use of melodramatic normal encouragement originating at each one going from a mob in reference to neurons at sensational previously row



MAX-POOLING :



5. RESULTS AND DISCUSSION:

MATHEMATICAL AND ANALYTICAL CALCULATION FOR PROPOSED RESULTS:

Within piece we're present to elucidate concerning the recommended form effects, from what source each and every diagnosis in the interest of sensational

form erection is carried out via bearing in mind beneath :

- Area analysis
- Power analysis
- time/delay analysis (initialization analysis)
- speed evaluation.

by usage containing vhdl/verilog sound our own selves devise powerful recommended device which might hold fixed moreover commanded so above-mentioned evaluation less than:

- Synthesis,
- place moreover itinerary,
- Simulation.

6. binary unit.2 synthesis

In this person strategy our own selves provide at the beginning planned verilog compute alternative vhdl set up method whatever swap powerful accumulate listing structure. our own selves forthwith figure out startling complete course including common sense components as a consequence magic rtl fulfillment. within venture personally need that one may keep watch over moreover variation each and every make development in place of tx as a consequence rx indeed which melodramatic delivery is since quickly like feasible. this one technique generates screen enter in spite of each and every form factor.

- synthesis studies:
- power research:
- area research:


Simulate:

consideration in reference to copy method usually involving knowledge as a consequence production that one mean's crop can inhabit followed plus respect that one may inclined goods including sundial pulses(cycles). in view of this technique without help think of particular grant, outputs which might be mod spectacular form epithetical turnip pulses that one may provide startling phony version containing powerful studied circuitary. at any time when accompanied crop depends upon powerful tariff course.


Tariff course = plenty/toff

for example powerful purchaser can hold presumed budget alarm pulses smart a well known elevation normally should breathe larger than startling disturb (ton>toff) hitherto purely try sensational makeshift far more balance. in view this issue privately needed normally extra responsibility series (d.c). believe peak is under powerful peeve a well known precondition chic responsibility revolution (ton<toff) is minor. quite ad-lib establishment can be minor indeed which assumptions. in truth the above-mentioned rules of conduct revert via definite nation machines, lut's along with maintaining contemporaries show .too these stipulations are modified.

Simulation Results:




Of the modelled graphs of the adaptation imitated production we've seen spectacular initialization every info parallel review the place every item is fulfilled upon various adjust connections. Forthwith privately adjust sensational district using startling aim sundial bred by melodramatic shopper moreover predicted.



In the interest of clone as a consequence beneath determine we've noticed sensational ethics going from xmit_d together with data1_tx equally 10010101. sensational standards is knowledge that we have now possessing dlau, right here powerful dlau act being melodramatic inspector as well as comparator spot every details from melodramatic cnn layers lived-in from spectacular prepare standard are personality leader along with smothered as a result.


PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.



Finally, after few iteration of the clk cycles we are able to revive the same data and comparison of the original and received is verified based on the AFAU operation.

SNO	PARAMETERS	EXISTING DESIGN	PROPOSED DESIGN
1.	AREA	48%	23%
2.	POWER	1.12W	.185W
3.	LATENCY	58	22
4.	ROUTE DELAY	6.87ns	2.28ns
5.	TOTAL DELAY	4.78 ns	2.85 ns

CONCLUSION:

Cause according to spectacular scheduled form we've predicted moreover planned powerful recommended devise issue including appeal viewpoint locus melodramatic dlau is personality peopled as a consequence confirmed including dl-module dependent modelling. without help connect sensational results for that reason centered along with range it. so like according to prepare issue we've established devise adaptation dependent on powerful existing aim that may be dlau together with near appeal perspective spot dl-module plus dlau is personality thought to be.

Now in accordance with melodramatic results together with glamour fulfillment rhythm we've got exposed startling comparisons in pursuance of spectacular existing along with scheduled make adaptation.

hence from melodramatic influence together with discharge idealities now we have confirmed scheduled strategy is too strong along with extra effective amidst diversified kind's consisting of utility situation capability together with sector are crucial.

REFERENCES:

[1] y. lecun, y. bengio, moreover g. hinton, "deep gaining knowledge of," humor, vol. 521, never. 7553, pp. 436-444, 2015. [2] depart. hauswald et alii., "djinn as a consequence cordial: dnn cause a carrier and its implications in place of week barn escalate desktops," mod proc. isca, portland, substitute, u.s., 2015, pp. 27-40.

[3] c. zhang et alii., "optimizing fpga-based accelerator make in spite of severely convolutional development of 'thinking' computer systems," fly proc. fpga, monterey, c/a, united states of america, 2015, pp. 161-170.

[four] groove. thibodeau. info facilities are the hot polluters. breach supported apr. four, 2016. [online]. on hand: <http://www.computerworld.com/article/2598562/data-center/data-centers-are-the-new-polluters.html>

[5] d. courageous. ly and p. mess, "a high-performance fpga composition in the direction of secured Boltzmann machines," chic proc. fpga, monterey, ac, united states, 2009, pp. 73-82.

[6] gossip. chen et al., "diannao: a small-footprint high-throughput atom smasher in the direction of ubiquitous machine-learning," smart proc. asplos, brine pool town, ut, united states, 2014, pp. 269-284.

[7] pink. okay. kim, l. c. mcafee, groove. heroic. mcmahon, as a consequence ok. olukotun, "a particularly extensible restricted boltzmann computer fpga performance," mod proc. fpl, prague, czech commonwealth, 2009, pp. 367-372.

[8] q. yu, c. wang, x. batty, x. li, along with x. zhou, "a hidden discovering prognosis process

accelerator founded fpga," mod proc. ccgrid, shenzhen, tableware, 2015, pp. 1159-1162.

[9] bolt. qiu et alia., "going new amidst embedded fpga policy in spite of convolutional neural net," fly proc. fpga, monterey, air cooling, usa, 2016, pp. 26-35.




BuyyaDeepa M.Tech student ECE, VLSI system design. Avanthi institute of engg & tech.

PRINCIPAL
Avanthi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.



Dr.S. Kishore Reddy
Associate
professor,HOD ECE
,VLSI design
Avanathi institute of
engg & tech.



Dr.G.sai Kumar
Associate professor
ECE Department.
Avanathi institute of
engg & tech.

Subgroup Analysis Based on Domain Sensitive Recommendation

J S V R S Sastry, B Narsimha

Abstract— Collaborative sifting is a persuading suggestion method wherein the inclination of a patron on a component is predicted depending on the propensities of numerous clients with similar pastimes. An essential test in utilising synergistic disengaging strategies is the information sparsity trouble which generally creates in light of the way that every client typically definitely expenses no longer many stuff and eventually the score framework is unbelievably little. On this paper, we address this issue via thinking about specific preferred segregating errands in various locales meanwhile and manhandling the connection among areas. We endorse it as a multi-area communitarian putting aside (MCF) issue. To govern the MCF trouble, we endorse a probabilistic shape which makes use of probabilistic framework factorization to show the score trouble in every locale and engages the data to be adaptively exchanged crosswise over severa zones thru strategies for consequently getting to know the affiliation among's areas. The proposed form of DsRec joins 3 components: a framework factorization model for the watched score expansion, a bi-bunching model for the patron issue subgroup exam, and regularization phrases to narrate the multiple segments into an assembled definition. In current we had taken movie information and examination subgroup examination in our proposed framework we had taken ,a couple of element things and examination subgroup exam.

Keywords: Matrix factorization, customer detail subgroup, shared disengaging.

I. INTRODUCTION

Collaborative Filtering (CF) is a hit and really gotten a handle on proposition technique. No longer much like substance set up collectively recommender frameworks which rely concerning the profiles of customers and matters for pre-patterns, CF processes make desires thru simply the use of the purchaser element correspondence facts, as an instance, alternate records or thing achievement passed on in price determinations, and so forth. As extra suspected is paid on valuable protection, CF structures become constantly widely known, considering the fact that they do not envision that clients have to unequivocally specific their personal records [1]. A many years in advance have

visible the lovely supply of on-line facts with the movement of the internet. In this way, recommender frameworks have been essential in recent times, which make stronger clients with probably diverse selections and tests as they persisted searching down information, thru thinking about the transferring grouping of propensities and the relativity of statistics recognize. Diverse endeavors have been paid on this course. The whole lot considered, the ones endeavors may be distributed sorts. The vital type is to discover regions with the help of outside records, for

example, social trust prepare [2], trouble elegance information [3], and so on. On this paper we base on the second one kind referred to as assembling CF, which simply endeavors the purchaser aspect alliance statistics and recognizes the locales with the useful resource of collecting techniques. Amongst estimations of this type, a few are one-facet bunching as in they basically undergo in thoughts to universal each matters or customers [4], [5], [6], [7], [8]. Moreover, others are -thing social occasion, which make use of the duality among customers and things to place the two estimations inside the interim [9], [10], [11], [12], [13]. In the more a part of accumulating CF methods, each client or thing is entrusted to a solitary bunch (location). Regardless, certainly, the client hobbies and thing characteristics aren't continuously restrictive, e.G., a client likes roman-tic movies does no longer proposes the client disdains unique magnificence movement photos, and a nostalgic film may additionally need to in like way be a warfare movie. Likewise, it's far coherently commonplace to anticipate that a client or a element can be part of special regions. Additionally, thru a giant margin the majority of those social affair CF techniques

Are completed in a -installation dynamic technique: location confirmation by means of clumping and score parent by means of everyday CF in the get-togethers. One first-rate position of this precept is to crushed the difficulty of adaptability delivered through fantastic reminiscence-based CF systems in which the lovely computational weight is introduced by using the similarity estimations. Regardless, such restriction and-overcome style brings a few different hassle, i.E., the estimation cannot mishandle the watched score records it is restrained and important.


II. RELATED ART WORK

Y. Zhang, B. Cao, and D.- Y. Yeung advocated that Collaborative sifting is a pivotal concept technique wherein the propensity of a patron on a thing is expected depending at the inclinations of diverse customers with essentially indistinguishable pursuits. A goliath check in using synergistic detaching approach is the data sparsity hassle which typically creates in light of the manner that each client routinely virtually expenses all spherical scarcely any matters and in this manner the rating framework is unbelievably poor. To control the MCF issue, we framework factorization to illustrate the score difficulty in every area and engages the making sense of a manner to be adaptively exchanged crosswise over numerous regions through typically learning the relationship among's regions

Revised Manuscript Received on April 12, 2019.

J S V R S Sastry, Assistant Professor, CSE Department, CMR Technical Campus, Hyderabad.

B Narsimha, Assistant Professor Holy Marry Institute Of Technology And Science, Keesara, Hyderabad.



Published By:
Blue Eyes Intelligence Engineering
& Sciences Publication

Zhang, J. Cheng, T. Yuan, B. Niu, and H. Lu have exposed Collaborative Filtering recognize that essentially indistinguishable clients have equal reactions to relative matters. Regardless, human sporting sports show heterogenous fuses over distinct areas with the real goal that customers have essentially indistinguishable dispositions for one place may additionally continue with all spherical specifically in particular areas. Furthermore, essentially missing facts offers essential check in propensity determine. Instinctually, if clients' interested zones are gotten first, the recommender shape is steadily difficulty to offer the had been given a kick out of factors at the equal time as channel via the ones uninterested ones. We advocate TopRec, which sees topical frameworks to assemble interpretable areas for zone specific supportive separating. Primer results on real data from Epinions and Ciao showcase the sensibility of the proposed shape.

Jiang, J. Liu, X. Zhang, Z. Li, and H. Lu tested to accumulate a completely unique factor proposition technique known as TCRec, which abuses purchaser rating historyrecord, social-trust structure and detail class information in the intervening time. Thought about examinations are pushed on affirmed global datasets and splendid execution is developed, which demonstrates the commonplace revel in of TCR

Han, S. Chee, J. Han, and okay. Wang have proposed Many individuals depend upon the thought of confided in partners to find out bistros or movies, which inspire their tastes..CF is a promising device for supervising sorting out to scale those frameworks to high-quality databases. In this exam, we building up a RecTree (which addresses idea Tree) that watches out for the adaptability hassle with a separation and-annihilation method. Furthermore, the assignments consist of customers which might be more like every other than the ones in one of a kind packs. This trademark stipends RecTree to live some distance from the crippling of suppositions from uncommon experts by means of a full-size range of bad understanding and in the end yielding a better typically precision. In light of our examinations and execution don't forget, RecTree beats the extraordinary communitarian channel, CorrCF, in both execution time and accuracy[14]

B. M. Sarwar, J. Konstan, and J. Riedl have proposed Recommender structures observe information revelation techniques to the issue of creating adjusted factor proposition amidst a live purchaser affiliation. These frameworks, particularly the ok-closest neighbor widespread

Confining based totally ones, are sporting out clearing success in E-agency in recent times. Those are passing on first-rate proposals and playing out exceptional advice each 2nd for a remarkable variety of customers and topics. We cope with the presentation troubles via scaling up the place improvement manner the usage of accumulating strategies.

G.- R. Xue, C. Lin, Q. Yang, W. Xi, H.- J. Zeng, Yu, and Z.Chen have given Memorybased

Strategies for shared disengaging recognize the likeness between two customers by means of searching evaluations on lots of factors. Heretofore, the reminiscence-based totally techniques were appeared to enjoy the unwell outcomes of vital issues: facts sparsity and trouble in adaptability. In our system, packs produced using the route of movement data

supply the incentive to statistics smoothing and community choice. As wishes be, we supply better precision certainly asexpanded ampleness in proposition. Exceptional

contemplates on datasets (EachMovie and MovieLens) demonstrate that our new proposed method reliably beats novel extraordinarily present synergistic segregating figurings. classes and issue Descriptors. [14][15]

III. METHOD

We advocate a novel region touchy bearing (DsRec)set of principles, to make the rating want through investigating the client object subgroup evaluation in the meantime, in which somebody object subgroup is viewed as a site which joins a subset of things with similar properties and a subset of customers who have preoccupations in those gadgets. There are 3 parcels inside the unified structure. In any case, we practice a cross area factorization form to charming reproduce the watched score surenesses with the found inert issue delineations of every client and devices, with which those in riddle scores to clients thing might be anticipated straight away. The proposed machine is separated into four Modules:

- A) data gathering
- B) score Prediction
- C) Collaborative confining
- D) Bi-gathering

A. statistics game-plan

Thing devices dataset is gathered through the assistance net site. The devices had been restricted into some standard classes. It includes 263776 examinations (1-5) from 8351 clients on 84652 thing devices and totally everybody has surveyed as a base 20 gadgets. Cry are outstanding client supposition net regions wherein clients can entrust their notable thing whole number rankings from 1 to five. the two datasets utilized in this investigate are scattered through procedure for the creators of related to realities information till may likewise 2011.word that the particular cry dataset combines 8351users who've surveyed on 84652different contraptions, To accumulate a restricted and enlightening dataset for structure getting learning of, we foresee to keep the ones one of a kind clients and appreciated things in real dataset. in particular, we at first take out the clients who charge tons under 10 request after which discard the contraptions which has plenitude stunningly under 10 assessments through the clients. as a result of this we advantage a holler subset whose particular surenesses. A change improvement plot is progressed to fix the bound together target work, and the test examination on three authentic world datasets shows the plentifulness of our strategy. The true generally thing tends to evaluation datasets display that our method accomplishes the higher presentation in enunciations of want accuracy measure over the top level work systems

B. score PREDICTION

rating gauge in our depictions. expect we have a client thing rating grid portraying N buyer's numerical appraisals



on M contraptions. since inside the credible comprehensive, every client reliably charges a totally smidgen of contraptions, the framework R is regularly pitiful. A cross segment factorization structure would like to cruel the rating framework R with the guide of system for a duplication of pleasing position factors, To get this kind of point, we plan a unified structure with 3 included substances: the factorization translation for rating want, the bi-gathering variety for region recognizing confirmation, and the fall away from the faith regularization things because of reality the development between the above styles. The rating want alteration and the zone recognizing evidence structure are each anticipated basically subject to the noticeable customer object evaluations. The lose the faith terms are considered as a stage most by a long shot of the each above models, as an approach to manage consider additional discriminative idle locale of clients and contraptions for course and space undeniable check. From this view, the bound together model is unequivocally included with the three models, and they update one another. That space recognizing confirmation can improve the rating figure precision.

C. COLLABORATIVE FILTERING


System secluding methodology fundamentally subject to a weighted co-gathering set of principles. This system makes wants essentially subject to the average rankings of the co-social occasions (character-object neighborhoods) even as contemplating the man or lady inclinations of the customers and things. Supportive Filtering (CF) is a momentous and on a very basic level gotten proposal structure. astounding from substance based absolutely recommender structures which [14] rely on the profiles of clients and articles for checks, CF approaches make wants by utilizing least requesting utilizing the buyer thing affiliation. A pack is a social event of substances contraptions which can take after all of a sort inside the obscure assembling and are undeniable to the articles in unequivocal get-togethers. along these lines, generally, the mission[15] of grouping framework in social event CF is to discover spaces. generally, with the movement of net, particular reasonable encounters moderately to the rating grid are encouraged to locate a couple of colossal spaces where the regular settings wrap object characteristics, character trust.

D. BI-CLUSTERING

A bi-clustering model for the purchaser component subgroup exam, and two regularization phrases to narrate the a couple of elements right right into a positive collectively counting. Bi-clustering model is planned to utilize the duality amongst clients and topics to general them into subgroups. The fundamental supposition that can't abstain from being that the traits of a customer and a problem for his or her subgroup apparent evidence have to be the proportionate within the event that they're without a doubt related, i.E., a excessive surveyed consumer element pair have to be amassed collectively. Bi-bunching version, which is also a -sided assembling blueprint. It's been demonstrated that the 2-sided assembling as often as ability yields marvelous execution over conventional uneven clustering estimations. Lots greater essentially, the ensuing co-assembled subgroups might also find precious bits of

information from the factor qualities, bi-bunching version for area conspicuous verification, bi-collecting model is utilized to get settled with the conviction shipping of every consumer and problem having a gap with numerous districts. All matters considered, a specific vicinity is a patron issue subgroup, which incorporates a subset of factors with relative attributes and a subset of customers charming in the subset of things. Within the bi-gathering figuring out, we anticipate that a excessive surveying score assessed through a client to a aspect attracts in the client and the factor to be doled out to relative subgroups together.

IV. RESULTS & DISCUSSIONS



V. COMPARITIVE MEASURES

For every dataset, we make use of precise watched information divisions (20, 50 and eighty percent) in our examinations. Getting ready information 80 percentage, for example, surmises we inconsistently pick out 80 percentage of watched examinations from patron component score framework as the game plan statistics to foresee the rest of the 20 percent reviews. We in like manner set severa inert aspect estimation (okay) to check the structure factorization frameworks. 10 sporadic divisions of watched cost determinations are exceeded on uninhibitedly, and the run of the mill consequences are spoken to.

VI. CONCLUSION

The customer factor subgroup exam in numerous element dataset ,within the interim, where a patron issue subgroup is considered as a location containing a subset of things with proportional features and a subset of customers who have prices in this stuff proposed 3 segments : a move location factorization model for the watched rating changing, a bi-packaging version for the consumer factor subgroup exam, via the usage of thinking about one-of-a-type overall disconnecting for a couple of thing matters and exam subgroup exam.

REFERENCE

1. Y. Zhang, B. Cao, and D.-Y. Yeung, "Multi-domain collaborative filtering," in Proc. 26th Conf. Annu. Conf. Uncertainty Artif. Intell., 2010, pp. 725–732.
2. Zhang, J. Cheng, T. Yuan, B. Niu, and H.Lu, "TopRec: Domainspecific recommendation through community topic mining in social network," in Proc. 22nd Int. Conf. World Wide Web, 2013, pp. 1501–1510.

3. Y. Jiang, J. Liu, X. Zhang, Z. Li, and H. Lu, "TCRec: Product recommendation via exploiting social-trust network and product category information," in Proc. 22nd Int. Conf. World Wide Web, 2013, pp. 233–234.
4. S. Han, S. Chee, J. Han, and K. Wang, "RecTree: An efficient collaborative filtering method," in Proc. 3rd Int. Conf. Data Warehousing Knowl. Discovery, 2001, pp. 141–151.
5. B. M. Sarwar, J. Konstan, and J. Riedl, "Recommender systems for large-scale e-commerce: scalable neighborhood formation using clustering," in Proc. 5th Int. Conf. Comput. Inf. Technol., 2002, pp. 1–6. G.-R. Xue, C. Lin, Q. Yang, W. Xi, H.-J.
6. Zeng, Y. Yu, and Z. Chen, "Scalable collaborative filtering using cluster-based smoothing," in Proc. Res. Develop. Inf. Retrieval, 2005, pp. 114–21.
7. Bellogin and J. Parapar, "Using graph partitioning techniques for neighbour selection in user-based collaborative filtering," in Proc. 6th ACM Conf. Recommender Syst., 2012, pp. 213–216.
8. M. O'Connor and J. Herlocker, "Clustering items for collaborative filtering," in Proc. ACM SIGIR Workshop Recommender Syst., 1999, pp. 1–4.
9. L. Ungar, D. Foster, E. Andre, S. Wars, F. S. Wars, D. S. Wars, and J. H. Whispers, "Clustering methods for collaborative filtering," in Proc. Workshop Recommendation Syst., 1998, pp. 114–129.
10. L. Si and R. Jin, "Flexible mixture model for collaborative filtering," in Proc. 20th Int. Conf. Mach. Learn., 2003, pp. 704–711.
11. A. Banerjee, I. Dhillon, J. Ghosh, S. Merugu, and D. S. Modha, "A generalized maximum entropy approach to Bregman co-clustering and matrix approximation," in Proc. 10th ACM KDD, 2004, pp. 509–514.
12. T. George and S. Merugu, "A scalable collaborative filtering framework based on co-clustering," in Proc. 5th IEEE Int. Conf. Data Mining, 2005, pp. 625–628.
13. B. Xu, J. Bu, C. Chen, and D. Cai, "An exploration of improving collaborative recommender systems via user-item subgroups," in Proc. 21st Int. Conf. World Wide Web, 2012, pp. 21–30.
14. J. S. Breese, D. Heckerman, and C. M. Kadie, "Empirical analysis of predictive algorithms for collaborative filtering," in Proc. 14th Conf. Uncertainty Artif. Intell., 1998, pp. 43–52.
15. J. L. Herlocker, J. A. Konstan, A. Borchers, and J. Riedl, "An algorithmic framework for performing collaborative filtering," in Proc. 22nd Annu. Int. ACM SIGIR Conf. Res. Develop. Inf. Retrieval, 1999, pp. 230–237.



PRINCIPAL

Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmot (Midi), R.R. Dist.



A novel approach of a Modified DCPET Based on Series Connection of Full-Bridge Converters

Y.GIRIJA¹|E.PRASANNA²

¹PG Scholar, Dept of Electrical Power System, Avanathi Institute of Engineering and Technology, TS.

²Assistant Professor, Dept of EEE, Avanathi Institute of Engineering and Technology, TS.

ABSTRACT: In this paper we propose a novel dc power electronic transformer (DCPET) topology for various applications like locomotive, ac/dc hybrid grid, dc distribution grid, and other isolated medium-voltage and high power applications. As compared with conventional methods our proposed framework as less power semiconductor and high-frequency isolation transformers this will expose the reduction of cost and compact of size which can improve the stability and reliability. Fault handling or redundancy intends can be accomplish to further enhance the reliability when some dc– dc converters break down. Also, input voltage sharing manage can be mislaid to abridge the control framework and enhance the stability. For the moment, soft switching is surefire for all the switches, which is advantageous to amplify switching frequency and amplify power density. In this paper, the principle, evolution, and control of the projected DCPET are correspondingly obtainable and studied in detail. In conclusion, a simulation of the proposed DCPET is design in MATLAB/SIMILINK.

KEYWORDS: Dc power electronic transformer (DCPET), Locomotive, Microgrid, Distribution grid.

LINTRODUCTION: POWER electronic transformer (PET) is a kind of power conversion device with the characteristics of high frequency, bidirectional power flow, and electrical isolation based on power electronics technology, which can also be named as solid state transformer [1]–[5]. In recent years, PET is widely used in ac/dc hybrid grid [6]–[8], dc distribution grid [9]–[11], new traction converter for locomotive, which is usually named as power electronic traction transformer (PETT) [12]–[14], and other medium-voltage and high-power applications. According to the different requirements of the power conversion, there are many cascaded structures of PET, such as ac–ac, dc–dc, ac– dc–dc, and ac–dc–dc–ac. Except for ac–ac structures [15]–[17], other cascaded structures of PET usually contain a dc–dc stage. The dc–dc stage is used to achieve dc voltage conversion, bidirectional power flow and high frequency and electrical isolation, which can be regarded as the core of PET. Therefore, the dc–dc stage of PET can also be named as DCPET. Taking a modern dc distribution grid as an example, a DCPET is required to achieve the power conversion between medium voltage dc (MVdc) bus and low voltage dc (LVdc) bus. Fig. 1 is a typical structure diagram of the dc distribution grid

PRINCIPAL
Avanathi Institute of Engg. & Tech
G... .. P. R. Dist.

Page No:1698

based on DCPET. In Fig. 1, when dc loads, energy storage devices and distributed power access to LVdc bus, a single isolated dc–dc converter can meet the demands. However, for the connection between MVdc bus and LVdc bus, a single isolated dc–dc converter cannot be satisfied because of the limitation of the voltage stress of the switches.




Fig. 1. Typical structure diagram of the dc distribution grid based on DCPET.

At present, the commonly used topology of DCPET for MVdc applications is a kind of input-series output-parallel (ISOP) dc–dc converter, which has been deeply studied and published in [18]–[22]. ISOP dc–dc converter has the characteristics of good modularity and simple operation, but with the increasing of the voltage and power level, many dc–dc modules are needed. Thus, many medium- or high-frequency transformers and power semiconductor devices will be applied and the performance of DCPET, such as power density, cost, and reliability will not be further improved. To reduce the number of transformers, a three-level dc–dc converter [23] is used to replace

two dc–dc modules. However, the number of transformers only can be reduced by half. To further reduce the number of transformers and switches, the multilevel structure is proposed in [24] and switches-series scheme is discussed in [25], for these structures, only one transformer is needed. However, input voltage balance for the multilevel converter and balance operation of series switches in high frequency states are all technical bottlenecks.

At the same time, a DCPET with an ISOP structure has fewer features to bypass failures and to offer redundancy. That is, when a dc–dc module breaks down, if this module cannot be bypassed immediately, the overall DCPET system will stop operating. To avoid this problem, a by-pass switch needs to be applied in parallel with the dc input capacitor of each dc–dc module. However, when the dc input capacitor is bypassed, there will be a large short-circuit current, and a normal by-pass switch cannot withstand the surge current. In [26], a resistance is used to be series with the by-pass switch to restrain the surge current. When the voltage and power level are high, the cost and loss of the resistance will be large. To improve the ability of fault handling, a high frequency-link dc transformer based on the switched capacitor is proposed in [27] and a multilevel high-frequency-link dc transformer (MDCT) is proposed in [28]. They all have a good performance of fault handling, but the power density (include the number of transformers, switches, and dc capacitors) still need to be further improved like conventional DCPET with ISOP structure.

Moreover, DCPET with ISOP structure also has a problem of power balance. According to Ruan et al. [19] and Chen et al. [29], to achieve power balance of the dc–dc modules, an input voltage sharing (IVS) control strategy should be applied. The auxiliary control loop will make overall control system more complex, and the final output variables of the controller for each dc–dc module will be different, which will not only lead inconsistency of each DCPET module but also reduce the stability of the control system. Based on the research introduced before, a novel DCPET topology is proposed in this paper. Compared with previous work, the number of transformers and switches can be efficiently reduced at the same voltage level, which can increase power density and improve reliability. Also, the performance of fault handling and tolerance is improved, which can make DCPET more reliable even the sub modules are numerous. In addition, by using this topology, IVS control strategy is not required because of the voltage self-balancing characteristic and thus the control loop will be further simplified.

II. PROPOSED SYSTEM:

A) Design topology

The fundamental structure of the proposed DCPET topology is appeared in Fig. 2. It comprises of two sections: voltage-adjusting stage and confined transformation arrange. The voltage-adjusting stage is a $n + 1$ level voltage-adjusting converter (VBC), on the grounds that there are n arrangement capacitors and n half-extensions of the VBC. The conceivable yield voltages of the VBC

are $0, V_{in}, 2V_{in}, \dots, nV_{in}$. Confined change stage is an information arrangement yield parallel converter with n detached bidirectional dc–dc converters (IBDCs). In Fig. 2, there are n dc capacitors ($C_{i1}, C_{i2}, \dots, C_{in}$) in arrangement start to finish, which are associated with MV_{dc} transport $P_p - P_n$, and these capacitors are filled in as the info dc capacitors of the IBDCs. There are additionally n dc capacitors ($C_{o1}, C_{o2}, \dots, C_{on}$) in parallel, which are associated with LV_{dc} transport $Q_p - Q_n$, and these capacitors are filled in as the yield dc capacitors of the IBDCs. In the voltage-adjusting stage, n exchanging spans (Sp_{1a}, Sp_{1b}), (Sp_{2a}, Sp_{2b}) \dots , (Sp_{na}, Sp_{nb}) are in arrangement among P_p and P_n . $(n-1)$ full branches (L_{p1}, C_{p1}), (L_{p1}, C_{p1}), \dots , ($L_{p(n-1)}, C_{p(n-1)}$), which comprise of full inductors and capacitors are individually associated with the midpoints of the exchanging spans ($P_{i1} - P_{in}$). The $n + 1$ level VBC can help accomplish the voltage self-adjusting in different working conditions. In the secluded change arrange, the topology of IBDC can be any past or new structure. Without loss of simplification, a full-bridge dc–dc converter is picked as the IBDC in Fig. 2.


 PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapaly (V), Abdullapurmet (Md), R.R. Dist.




Fig. 2. Basic structure of the proposed DCPET topology.

It ought to be pointed that the topology in Fig. 2 is only a fundamental DCPET structure. In light of the fundamental topology, some other evolutionary topologies can be additionally determined by alternatively changing the quantity of IBDCs as per various prerequisites, however in any event one IBDC ought to be held. At the point when some IBDCs are dispensed with, that is, the quantity of IBDCs is littler than the info dc capacitors, the voltage equalization will be guaranteed by VBC. Subsequently, the remainder of the IBDCs can at present work at an evaluated voltage. This improvement can help enormously lessen the quantity of confined transformers and switches. In the interim, when an IBDC flaw, we can legitimately locking the drive beat of the messed up IBDC to make in general PET framework proceed with regularly working and with no by-pass switch or different gadgets. At last, as a result of the voltage

self-adjusting trademark, IVS control methodology can be overlooked and the control framework will be additionally rearranged. The above attributes will be talked about in detail in following segments.

B. Voltage-Balancing Converter:

For the proposed DCPET topology, VBC is utilized to guarantee voltage parity of the information arrangement dc capacitors, and is additionally filled in as a deficiency taking care of gadget. These days, the non disconnected voltage-adjusting methods are typically utilized for battery charging, which are contemplated in [30] and [31]. In this paper, a full VBC is proposed in Fig. 2. For this converter, n exchanging spans: (Sp1a , Sp1b), (Sp2a , Sp2b), . . . , (Spna , Spnb) are in arrangement with the MVdc input voltage. The resounding branches which are made out of thunderous inductors and capacitors: (Lp1 , Cp1), (Lp1 , Cp1) , . . . , (Lp(n-1), Cp(n-1)) are progressively associated with the nearby midpoints (Pi1 – Pin) of the exchanging spans. The drive beats of VBC are fixed and open circle control is connected. In an exchanging period, the state of the drive heartbeats are recorded in Table I, where 1 speaks to turning ON the switches and 0 speaks to killing the switches. For investigation, a three level VBC is concentrated to represent the working standard. The topology chart is appeared in Fig. 3. Resistive burdens R1 and R2 are, separately, associated with dc capacitors Ci1 and Ci2 , which can be appeared as the dc-dc modules. At the point when R1 = R2 , the voltages of Ci1 and Ci2 are equivalent. At the point when R1 = R2 , the voltages of Ci1 and Ci2 will be

extraordinary. By utilizing the VBC, the voltage equalization can be accomplished once more.

With respect to the three level VBC, assume that $R_1 > R_2$, the proportionate topology chart can be appeared in Fig. 3(b). From Fig. 3(b), it is shown that R_1 is a typical resistive burden for each info capacitor and $R_1 R_2 R_1 - R_2$ is an uneven burden for C_{i2} , which will add to the voltage-unequal issue. At the point when VBC is connected, the hypothetical waveforms are appeared in Fig. 4, in which, the waveforms of drive beat and thunderous current are given. On the off chance that the dead time is ignored, two working modes can be isolated in an exchanging period, which are dissected in following. Mode I ($t_0 - t_1$): At t_0 , S_{p1a} , and S_{p2a} are turned ON; S_{p1b} and S_{p2b} are killed. Full capacitor C_{p1} is charged by dc capacitor C_{i1} through the circle, which is comprised of S_{p1a} , L_{p1} , C_{p1} and the counter parallel diode of S_{p2a} . In the event that the hour of this mode is a portion of the exchanging time frame $0.5T_s$ and the thunderous period T_r of L_{p1} and C_{p1} is equivalent to T_s . At that point the thunderous current will increment from 0 at t_0 and diminishing to 0 again at t_1 ,




Fig. 3. Topology diagram of a three level VBC. (a) Basic topology diagram of a three level VBC. (b) Equivalent topology diagram when $R_1 > R_2$.

III. CONTROL STRATEGY:

A. Voltage and Power Control:

Concerning the regular PET with ISOP topology, the fundamental voltage and power control chart is appeared in Fig. 8. There are three control modes to control the info/yield voltage and power: voltage control mode, control mode, and hang control mode. From Fig. 8, when PET works at control mode I (voltage control mode), the information or yield voltage V_{in}/V_o is

[Handwritten signature]

estimated and contrasted and the reference esteem V_{inref}/V_{oref} , at that point the distinction worth is changed over to an essential control variable $d\phi$ by a PI controller $D_v(s)$ to keep up the information or yield voltage consistent. At the point when PET works at control mode II (control mode), the forward or in reverse power pf/pb is estimated and contrasted and the reference esteem p_{fref}/p_{bref} , at that point the distinction worth is changed over to a fundamental control variable $d\phi$ by a PI controller $D_p(s)$ to keep up the forward or in reverse steady. At the point when PET works at control mode III (hang control mode), the control goal isn't just to keep dc transports voltage steady yet in addition to accomplish power equalization everything being equal. In this mode, the info and yield voltage reference worth can be individually communicated as

$$\begin{cases} v_{inref}^* = v_{in}^* - k_{droopi} \cdot I_{in} \\ v_{oref}^* = v_o^* - k_{droopo} \cdot I_o \end{cases} \quad (18)$$

Where v_{in}^* and v_o^* are the appraised estimation of information and yield voltage. With various control targets, the three control modes can be picked openly. Notwithstanding which control mode is utilized, to guarantee the power equalization of the dc-dc modules in a PET, a power-adjusting control procedure is essential. As indicated by Zhao et al. [28] and Liu et al. [37], for ISOP converter, control equalization ought to be ensured by utilizing IVS control technique. The correct side of Fig. 8 is the control graph of IVS control technique. The info voltages $v_{i1}, v_{i2}, \dots, v_{in}$ of all the dc-dc modules are,

individually, contrasted and reference esteem V_{iaref} and the balanced control factors $\Delta d_{v1}, \dots, \Delta d_{vn}$ are at long last determined through a PI controller $D_{vb}(s)$. Where V_{iaref} can be communicated as

$$V_{iaref} = \frac{V_{i1} + V_{i2} + \dots + V_{in}}{n} \quad (19)$$




Fig. 8. Basic voltage and power control diagram for the conventional PET with ISOP topology.

$$\begin{bmatrix} \hat{d}_{v1} \\ \hat{d}_{v2} \\ \vdots \\ \hat{d}_{vn} \end{bmatrix} = \begin{bmatrix} \frac{\Delta(s)(n-1)}{n} & -\frac{\Delta(s)}{n} & \dots & -\frac{\Delta(s)}{n} \\ -\frac{\Delta(s)}{n} & \frac{\Delta(s)(n-1)}{n} & \dots & -\frac{\Delta(s)}{n} \\ \vdots & \vdots & \ddots & \vdots \\ -\frac{\Delta(s)}{n} & -\frac{\Delta(s)}{n} & \dots & \frac{\Delta(s)(n-1)}{n} \end{bmatrix} \begin{bmatrix} \hat{d}_{v1} \\ \hat{d}_{v2} \\ \vdots \\ \hat{d}_{vn} \end{bmatrix} \quad (21)$$



Where. It is a coupled framework for IVS control system, which is to some degree hard to plan an appropriate controller. Moreover, the unwavering quality of the control framework will be affected by utilizing IVS control system. Also, the last yield control variable $d\phi_j$ is generally extraordinary as a result of conflicting

[Handwritten signature]


parameters of every dc–dc module, which may lead lopsided current worry of IBDCs. For the proposed novel PET topology, on the grounds that VBC is connected, input voltage self-equalization can be ensured. Hence, IVS control methodology can be dropped and just the three control modes are held, which will improve the dependability of control framework and streamline the structure technique. To dissect the control attributes, a recreation stage is constructed. The essential circuit parameters are recorded in Table II yet the info appraised voltage is 3000 V, the out evaluated voltage is 600 V, and the appraised power is 150 kW, which is utilized to mimic the down to earth application. The topologies are three-level VBC + 2 LLC RCs ($n = k = 2$) and three-level VBC + 1 LLC RC ($n = 2, k = 1$). Fig. 9 demonstrates the dynamic waveforms of the two topologies when the power stream changes from forward evaluated control +150kWto in reverse appraised power–150kW, in which the LVdc voltage is controlled. In Fig. 9, v_o and i_o are separately yield voltage and current, i_{Lr1} and i_{Lr2} are the full flows of the LLC resounding converters, i_{Lp1} is the resonant current.

IV.SIMULATION RESULTS:


4(a) 3-level VBC + 2 LLC RCs ($n=k=2$).




Lr1



Lr2






Io




Output voltage

(b) 3-level VBC + 2 LLC RCs ($n=k=2$).







Lp1




Vin

Control diagram




Lr2

Lr2




Lr1

output current




Output voltage

5(a) 3-level VBC + 2 LLC RCs (n=k=2).








I(Lp1)

5. B level VBC + 1 LLC RC(n=2, k=1).



[Handwritten Signature]
PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.



CONCLUSION: In this proposed paper we propose a novel methodology of DCPET technique to upgrade the framework arrangements. Which can't just accomplish

control change between MVdc transport and LVdc transport, yet additionally be utilized in ACPET topology as a high-recurrence transformation arrange. The qualities of this topology are as per the following:

- 1) The quantity of the switches and transformers is productively decreased that can further diminish costs, improve control thickness, and unwavering quality.
- 2) The DCPET can keep working when some dc-dc modules separate and needn't bother with other shortcoming sidestep gadgets, which can improve the capacity of issue taking care of.
- 3) IVS control can be fail to disentangle the control framework and improve the control security.

4) The DCPET can accomplish delicate exchanging for every one of the switches, which will help increment exchanging recurrence and improve control thickness.

In view of these referenced attributes, the proposed DCPET topology can't just be utilized as a power electronic footing transformer for train to improve control thickness, yet additionally be connected for ac/dc hybrid grid or dc distribution grid to improve sinusoidal signal quality and dependability. Obviously, with the exception of these models, the proposed DCPET topology will understand other high voltage, high control applications.

REFERENCES:

- [1] M. Sabahi, S. H. Hosseini, M. B. Sharifian, A. Yazdanpanah, and G. H. Gharehpetian, "A three-phase dimmable lighting system using a bidirectional power electronic transformer," IEEE Trans. Power Electron., vol. 24, no. 3, pp. 830–837, Mar. 2009.

[2] S. Falcones, X. Mao, and R. Ayyanar, "Topology comparison for solid state transformer implementation," in Proc. IEEE PES General Meet., Minneapolis, MN, USA, 2010, pp. 1–8.

[3] H. Fan and H. Li, "High frequency high efficiency bidirectional dc-dc converter module design for 10 kVA solid state transformer," in Proc. 25th Ann. IEEE Appl. Power Electron. Conf. Exp., Palm Springs, CA, USA, 2010, pp. 210–215.

[4] H. Iman-Eini, S. Farhangi, J. L. Schanen, and J. Aime, "Design of power electronic transformer based on cascaded H-bridge multilevel converter," in Proc. IEEE Int. Symp. Ind. Electron., Vigo, Spain, 2007, pp. 877–882.

[5] X. She, A. Q. Huang, and R. Burgos, "Review of solid-state transformer technologies and their application in power distribution systems," IEEE J. Emerg. Sel. Topics Power Electron., vol. 1, no. 3, pp. 186–198, Sep. 2013.

[6] Z. Li, P. Wang, Z. Chu, H. Zhu, Z. Sun, and Y. Li, "A three-phase 10 kVAC- 750 VDC power electronic transformer for smart distribution grid," in Proc. 15th Eur. Conf. Power Electron. Appl., Lille, France, 2013, pp. 1–9.

[7] B. Zhao, Q. Song, J. Li, and W. Liu, "A modular multilevel DC-link front-to-front DC solid-state transformer based on high-frequency dual active phase shift for HVDC grid integration," IEEE Trans. Ind. Electron., vol. 64, no. 11, pp. 8919–8927, Nov. 2017.

[8] X. Yu, X. She, X. Zhou, and A. Q. Huang, "Power management for DC microgrid enabled by solid-state

transformer," IEEE Trans. Smart Grid, vol. 5, no. 2, pp. 954–965, Mar. 2014.

[9] R. Baranwal, G. F. Castelino, K. Iyer, K. Basu, and N. Mohan, "A Dualactive-bridge-based single-phase AC to DC power electronic transformer with advanced features," IEEE Trans. Power Electron., vol. 33, no. 1, pp. 313–331, Jan. 2018.

[10] G. Buticchi, M. Andresen, M. Wutti, and M. Liserre, "Lifetime-based power routing of a quadruple active bridge DC/DC converter," IEEE Trans. Power Electron., vol. 32, no. 11, pp. 8892–8903, Nov. 2017.

[11] S. Kenzelmann, A. Rufer, D. Dujic, F. Canales, and Y. R. de Novaes, "A versatile DC/DC converter based on modular multilevel converter for energy collection and distribution," in Proc. IET Conf. Renewable Power Gener., Edinburgh, Scotland, 2011, pp. 1–6.

[12] C. Zhao et al., "Power electronic traction transformer—medium voltage prototype," IEEE Trans. Ind. Electron., vol. 61, no. 7, pp. 3257–3268, Jul. 2014.

[13] D. Dujic et al., "Power Electronic Traction Transformer-Low Voltage Prototype," IEEE Trans. Power Electron., vol. 28, no. 12, pp. 5522–5534, Dec. 2013.

[14] J. Feng, W. Q. Chu, Z. Zhang, and Z. Q. Zhu, "Power electronic transformer-based railway traction systems: challenges and opportunities," IEEE J. Emerg. Sel. Topics Power Electron., vol. 5, no. 3, pp. 1237–1253, Sep. 2017.

[15] H. Chen and D. Divan, "Soft-Switching Solid-State Transformer (S4T)," IEEE Trans. Power Electron., vol. 33, no. 4, pp. 2933–2947, Apr. 2018.

PRINCIPAL
 Avanthi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dis Page No:1707



PRINCIPAL
Avanhi Institute of Engg. & Tech
Guntur (V), Abdullapurmet (Mdl), R.R. Dist.
Page No:1708

LOW POWER DESIGN MULTIPLIER USING A REPLICA OF FIXED WIDTH REPETITION BLOCK

BAKKA GOPINATH GOUD

M.Tech Student, Department of ECE,
Avanthi Institute of Engineering &
Technology, Hyderabad, T.S, India.
Gmail: bgopinathgoud@gmail.com

Dr.S.KISHORE REDDY

Associate Professor, Department of ECE,
Avanthi Institute of Engineering &
Technology, Hyderabad, T.S, India.
Gmail: kishoreddy416@gmail.com

Mr.M.GOVIND RAJ

Assistant Professor, Department of ECE,
Avanthi Institute of Engineering &
Technology, Hyderabad, T.S, India.

Ms.K.SUREKA

Assistant Professor, Department of ECE,
Avanthi Institute of Engineering &
Technology, Hyderabad, T.S, India.

ABSTRACT:

In this paper, the area of efficiency multiplier put a sign suggests a fixed width through a replica redundancy through adoption My tolerance for noise (ANT) architecture with a multiplier of fixed width to build a redundancy version precision cutting Masa (RPR). ANT proposed architecture can meet the demand for high precision, low power consumption, and region Efficiency. RPR fixed-width design with error compensation through the circles of the possibilities and statistical analysis. use the When a partial product of the correct input vectors and vectors fixed in the palace and put in place to reduce truncation errors, hardware Failure holding circuit can be simplified compensation. The multiplier ANT 16×16 bits, the circuit area in our

RPR fixed width It may be less, energy consumption in the design of ants can be saved as compared with the ANT state of the art design

INTRODUCTION:

The rapid growth of mobile and wireless systems In recent years, the need for systems pushing ultra-low energy. To reduce power dissipation, and measuring the voltage. [1] It is widely used as a technology of low energy efficient, and Power consumption in CMOS circuits game The square of the supply voltage. However, in the semi-depth micro meter process technologies, has raised the problems of noise interference Difficulty in design and efficient reliable microelectronic Systems, and therefore, design techniques to improve the noise

Tolerance has developed a large scale [2] - [8]. Aggressive low energy technology, referred to as the voltage across the dimensioning (VOS), and aim to reduce the supply volt age out critical supply voltage without sacrificing productivity. However, VOS lead to a sharp deterioration in the signal to noise ratio, Ratio (SNR). My novel noise tolerant (ANT) The combination of technology VOS main block with low resolution Copy (RPR), who is struggling with software bugs effectively, while Achieve significant energy savings. Some ANT deformation The designs presented in [5] - [9] The design concept is ANT Extended system level. However, the design of RPR ANT is intended, and that is not easy Adopted and repeatedly. RPR designs

in ANT designs can work on Too fast, but the hardware complexity is also Complex as shown in Figure 1. As a result, the design RPR ANT design design is still the most popular because of its Simplicity. However, with the adoption of RPR must still pay In the additional area and power consumption. In this work, We also suggest an easy way by using a fixed-width RPR To replace the block RPR full width. The use of a fixed width RPR, a miscalculation can be corrected with low Energy consumption and low overhead region. we use Probability and statistics, and a partial

analysis of the product weight Finding a company about compensation for greater accuracy RPR design. In order not to increase the critical path delay, Restricting compensation circuit in the RPR should not be Located on the critical path. As a result, we can achieve ANT is designed with the small area of the circle, low power Consumption, supply voltage and less critical




Fig. 1. ANT architecture [2].

ANT MULTIPLIER DESIGN PROPOSED USING A FIXED-WIDTH RPR

In this paper, we have proposed, and the width RPR-fixed Rip place a total width of blocks RPR ANT design [2], It is shown in Figure 2, which can not only provide the highest Account accuracy, low power consumption, low Above the area of the RPR, but also carried out with high SNR, The effective area and the tension of the lower layer sup operation and low power consumption to achieve more ANT architecture. We demonstrate our wide design based on RPR fixed ANT multiplier.

PRINCIPAL
 Institute of Engg. & Tech.
 Gunthapally (V), Abdullapuram (M.D), R.R. Dist.

Constant width designs usually DSP applications applied to prevent the




Fig.2. Proposed ANI Architecture with fixed width RPR.



Fig. 3. 16-bit ANI multiplier is implemented with the 8-bit fixed width Replicon redundancy block. growth of countless little



To show. Court n bits least significant bit (LSB) output is popular solution for the construction of a fixed width with n bits DSP The inputs and outputs n bits. Hardware complexity and power DSP consumption of a fixed width is usually about half One full length. However, truncated LSB results pane In rounding error, you need to compensate specifically. Many of Arts offer to reduce truncation Error correction with the value of continuing with the correct variable Value. The complexity of the circuit to compensate for a fixed The corrected value can be simpler than the variable Correction value. However, approaching the correct

variable Usually more accurate, method of compensation is truncation error compensation between longitudinally Multiplier and fixed-width multiplier. However, in RPR has a fixed width of the multiplier ANI, compensation A mistake we have to correct is the general truncation error MSDP mass. On the contrary, we have a method of compensation for truncation error compensation between longitudinally MSDP multiplier and fixed-width multiplier RPR. Currently, there are a lot of fixed width multiplier Designs applied to the complications of full width. However, there It is not yet fixed width design RPR applied to the ANI multiplexed designs. To achieve more accurate Error Compensation, which offset truncation error with variable correction value. Error building compensation circuit especially the use of terms of partial products With more weight in less than a big slice. The The algorithm error compensation benefits from the possibility, Statistics, linear regression analysis to find The approximate amount of compensation [16]. To save the hardware Complexity, partial compensation carriers Product What has the greatest weight in less than a big slice And it is injected directly into the fixed RPR offer, which does not Need more logic gates compensation [17]. For more with less Error compensation, but must also take into account the impact of Truncated with the second most important

DRIVING Important
 Avanthi Institute of Engg. & Tech.
 Gunthapally (V), Abdullapurmet (MD), R.R. Dist.

bits products Error compensation. We propose a compensation error Circuit using the simple vector corrected minor tickets He remained offset error. In order not to increase critical path delay, and we are in a position Compensation Service in noncritical path of RPR fixed width. Compared to RPR complete design introduced in [15] and proposed a fixed width RPR multiplier leads not only with high SNR but also Circuits with low area and low power consumption. An error in the static screen proposed correction vector minutes ANT design highlighted in the design, function RPR To correct the errors that occur at the start and MSDP Maintaining the SNR of the entire system during cutting supplies Aalkahrby effort. If a fixed-width RPR is used to ANT Architecture, and it went for a smaller circuit area and power Consumption, but also accelerate the speed of calculation, Compared to traditional total length of the RPR. But nevertheless, We need huge compensation truncation error due to cut Stop many hardware elements of the MSDP LSB. At MSDP n bits ANT POV-multiplier and the Crown group, two for And it can be expressed in a signed n-bit input X and Y as he (/ 2 N) all Baugh- bit width and partial Crown unsigned product Group can be divided into four sub-groups, which are the most A large part (MSP), correct input vector [ICV (SS)].

RESULTS:



PRINCIPAL
 Avanihi Institute of Engg. & Tech
 Gunthapally (V), Abdullapurmet (Mdl), R.R. Dist.

Name	Value	1,999,985 ps	1,999,990 ps	1,999,995 ps	2,000,000 ps
ck	1				
rst	0				
p[1:0]	0000000111			0000000111	
p[2:0]	0000000000			0000000000	
out[1:0]	0000000000			0000000000	
q[2:0]	0000000000			0000000000	
w[2:0]	0000000000			0000000000	
p[2:0]	0000000000			0000000000	
p[5:0]	000000			000000	

CONCLUSION

In this paper, it is to introduce the concept of tolerance in error VLSI design. A new species of snake, and the snake error tolerant, That sells a certain amount of Milan-pastor of the importance of Save energy and improve performance, and propose. Wide comparisons with conventional digital hoses It was shown that the proposed multiplier exceeded Traditional power consumption and speed snakes Performance. Potential applications for the fall of the multiplier Especially in areas where there are no strict requirements Accuracy or where ultra-low power consumption and high speed Accuracy is more important than performance. One An example of these applications in the application of DSP portable devices such as mobile phones and laptops.

REFERENCES

- [1]B. Melvin, "Let's think analog," in Proc. IEEE Com-put. Soc. Annu.Symp. VLSI, 2005, pp. 2–5.
- [2]International Technology Roadmap for Semiconductors [Online].Available: <http://public.itrs.net>.

[3]B. Melvin and Z. Haiyang, "Errortolerance and multimedia,"in Proc. 2006 Int. Conf. Intell. Inf. Hiding and Multimedia SignalProcess., 2006, pp. 521–524.

[4]M. A. Breuer, S. K. Gupta, and T. M. Mak, "Design and error tolerancein the presence of massive numbers of defects," IEEE Des. TestComput., vol. 24, no. 3, pp. 216– 227, May-Jun. 2004.

[5]M. A. Breuer, "Intelligible test techniques to sup-port error-tolerance,"in Proc. Asian Test Symp., Nov. 2004, pp. 386–393.

[6]K. J. Lee, T. Y. Hsieh, and M. A. Breuer, "A novel testing methodologybased on error-rate to support errortolerance," in Proc. Int. Test Conf.,2005, pp. 1136–1144.

[7]S. Chong and A. Ortega, "Hardware testing for error tolerant multimediacompression based on linear transforms," in Proc. Defect andFault Tolerance in VLSI Syst. Symp., 2005, pp. 523–531.

[8]H. Chung and A. Ortega, "Analysis and testing for error tolerant motionestimation," in Proc. Defect and Fault Tolerance in VLSI Syst. Symp.,2005, pp. 514–522.

[9]H. H. Kuok, "Audio recording apparatus using an imperfect memorycircuit," U.S. Patent 5 414 758, May 9, 1995.

[10]T. Y. Hsieh, K. J. Lee, and M. A. Breuer, "Reduction of detected acceptablefaults for yield improvement via errortolerance," in Proc.Des., Automation and Test Eur. Conf. Exhib., 2007, pp. 1–6.

[11]V. Palem, "Energy aware computing through probabilisticswitching: A study of limits," IEEE Trans. Comput., vol. 54, no. 9, pp.1123–1137, Sep. 2005.

[12]S. Cheemalavagu, P. Korkmaz, and K. V. Palem "Ultra low energy computing via

probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship," in Proc. 2004 Int. Conf. Solid State Devices and Materials, Tokyo, Japan, Sep. 2004, pp.402–403.

[13]P. Korkmaz, B. E. S. Akgul, K. V. Palem, and L. N. Chakrapani, "Advocating noise as an agent for ultra-low energy computing: Probabilistic complementary metaloxide semiconductor devices and their characteristics," Jpn. J. Appl. Phys., vol. 45, no. 4B, pp. 3307–3316, 2006. [14]E. Stine, C. R. Babb, and V. B. Dave, "Constant addition utilizing flagged prefix structures," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 2005.

[15]L.-D. Van and C.-C. Yang, "Generalized low-error area efficient

fixedwidth multipliers," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 25, no. 8, pp. 1608–1619, Aug. 2005.

[16]Lehman and N. Burla, "Skip techniques for high-speed carry propagation in binary arithmetic units," IRE Trans. Electron. Comput., vol. EC-10, pp. 691–698, Dec. 1962.

[17]O. Bedrij, "Carry select adder," IRE Trans. Electron. Comput., vol. EC-11, pp. 340–346, 1962.

[18]O. MacSorley, "High speed arithmetic in binary computers," IRE Proc., vol. 49, pp. 67–91, 1961.

[19]Y. Kiat Seng and R. Kaushik, Low Voltage, Low-Power VLSI Subsystems. New York: McGraw-Hill, 2005.

PRINCIPAL
Avanathi Institute of Engg. & Tech
Gunthapally (V), Abdullapurmot (Mdi), R.R. Dist.